DAC8562FS datasheet(3/16 Pages) AD

3 / 16 page

WAFER TEST LIMITS

Parameter

Symbol

Condition

Min

Typ

Max

Units

STATIC PERFORMANCE

Relative Accuracy

INL

–1

±3/4

LSB

Differential Nonlinearity

DNL

No Missing Codes

–1

±3/4

+ 1

LSB

Zero-Scale Error

VZSE

Data = 000H

+1/2

LSB

Full-Scale Voltage

VFS

Data = FFFH

4.085

4.095

4.105

Reference Output Voltage

VREF

2.490

2.500

2.510

LOGIC INPUTS

Logic Input Low Voltage

VIL

0.8

Logic Input High Voltage

VIH

2.4

Input Leakage Current

IIL

µA

SUPPLY CHARACTERISTICS

Positive Supply Current

IDD

VIH = 2.4 V, VIL = 0.8 V

VIL = 0 V, VDD = +5 V

0.6

Power Dissipation

PDISS

VIH = 2.4 V, VIL = 0.8 V

VIL = 0 V, VDD = +5 V

35mW

Power Supply Sensitivity

PSS

∆V

DD = ± 5%

0.002

0.004

%/%

NOTE

1Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed

for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected;

however, permanent damage may occur on unconnected devices subject to high energy electrostatic

fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be

discharged to the destination socket before devices are inserted.

WARNING!

ESD SENSITIVE DEVICE

ABSOLUTE MAXIMUM RATINGS*

VDD to DGND and AGND . . . . . . . . . . . . . . . . –0.3 V, +10 V

Logic Inputs to DGND . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V

VOUT to AGND . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V

VREFOUT to AGND . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V

AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD

IOUT Short Circuit to GND . . . . . . . . . . . . . . . . . . . . . . 50 mA

Package Power Dissipation . . . . . . . . . . . . . . (TJ max – TA)/ JA

Thermal Resistance JA

20-Pin Plastic DIP Package (P) . . . . . . . . . . . . . . . . 74

°C/W

20-Lead SOIC Package (S) . . . . . . . . . . . . . . . . . . . 89

°C/W

Maximum Junction Temperature (TJ max) . . . . . . . . . . 150

°C

Operating Temperature Range . . . . . . . . . . . . . –40

°C to +85°C

Storage Temperature Range . . . . . . . . . . . . . –65

°C to +150°C

Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . . +300

°C

*Stresses above those listed under “Absolute Maximum Ratings” may cause

permanent damage to the device. This is a stress rating only and functional

operation of the device at these or any other conditions above those indicated in the

operational sections of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect device reliability.

DB11–0

VOUT

CEW

DATA VALID

CLRW

±1 LSB

ERROR BAND

CLR

Figure 2. Timing Diagram

Table I. Control Logic Truth Table

CLR

DAC Register Function

Latched

Transparent

↑ +

Latched with New Data

Loaded with All Zeros

↑ +

Latched All Zeros

↑ + Positive Logic Transition; X Don't Care.

REV. A

–3–

(@ VDD = +5.0 V

5%, RL = No Load, TA = +25 C, applies to part number DAC8562GBC only,

unless otherwise noted)

DAC8562

DAC8562FS Datasheet(PDF) 3 Page - Analog Devices

DAC8562FS Datasheet(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL