Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

82C54 Datasheet(PDF) 3 Page - Intel Corporation

Part # 82C54
Description  CHMOS PROGRAMMABLE INTERVAL TIMER
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82C54 Datasheet(HTML) 3 Page - Intel Corporation

  82C54 Datasheet HTML 1Page - Intel Corporation 82C54 Datasheet HTML 2Page - Intel Corporation 82C54 Datasheet HTML 3Page - Intel Corporation 82C54 Datasheet HTML 4Page - Intel Corporation 82C54 Datasheet HTML 5Page - Intel Corporation 82C54 Datasheet HTML 6Page - Intel Corporation 82C54 Datasheet HTML 7Page - Intel Corporation 82C54 Datasheet HTML 8Page - Intel Corporation 82C54 Datasheet HTML 9Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
82C54
Block Diagram
DATA BUS BUFFER
This 3-state bi-directional 8-bit buffer is used to in-
terface the 82C54 to the system bus (see Figure 3)
231244 – 4
Figure 3 Block Diagram Showing Data Bus
Buffer and ReadWrite Logic Functions
READWRITE LOGIC
The ReadWrite Logic accepts inputs from the sys-
tem bus and generates control signals for the other
functional blocks of the 82C54 A1 and A0 select
one of the three counters or the Control Word Regis-
ter to be read fromwritten into A ‘‘low’’ on the RD
input tells the 82C54 that the CPU is reading one of
the counters A ‘‘low’’ on the WR input tells the
82C54 that the CPU is writing either a Control Word
or an initial count Both RD and WR are qualified by
CS RD and WR are ignored unless the 82C54 has
been selected by holding CS low
The WR
and CLK signals should be synchronous
This is accomplished by using a CLK input signal to
the 82C54 counters which is a derivative of the sys-
tem clock source Another technique is to externally
synchronize the WR
and CLK input signals This is
done by gating WR
with CLK
CONTROL WORD REGISTER
The Control Word Register (see Figure 4) is selected
by the ReadWrite Logic when A1 A0 e 11 If the
CPU then does a write operation to the 82C54 the
data is stored in the Control Word Register and is
interpreted as a Control Word used to define the
operation of the Counters
The Control Word Register can only be written to
status information is available with the Read-Back
Command
231244 – 5
Figure 4 Block Diagram Showing Control Word
Register and Counter Functions
COUNTER 0 COUNTER 1 COUNTER 2
These three functional blocks are identical in opera-
tion so only a single Counter will be described The
internal block diagram of a single counter is shown
in Figure 5
The Counters are fully independent Each Counter
may operate in a different Mode
The Control Word Register is shown in the figure it
is not part of the Counter itself but its contents de-
termine how the Counter operates
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com