Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AN2551 Datasheet(PDF) 6 Page - STMicroelectronics

Part # AN2551
Description  Configuring the STR91xFA MCU for optimum CPU performance
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2551 Datasheet(HTML) 6 Page - STMicroelectronics

  AN2551 Datasheet HTML 1Page - STMicroelectronics AN2551 Datasheet HTML 2Page - STMicroelectronics AN2551 Datasheet HTML 3Page - STMicroelectronics AN2551 Datasheet HTML 4Page - STMicroelectronics AN2551 Datasheet HTML 5Page - STMicroelectronics AN2551 Datasheet HTML 6Page - STMicroelectronics AN2551 Datasheet HTML 7Page - STMicroelectronics AN2551 Datasheet HTML 8Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
Implementation
AN2551
6/8
3
Implementation
The guidelines given above could be implemented in “C” code or even in the assembly
startup file. The current application note provides a special assembly startup file "91x_init.s"
for EWARM, RVDK, RIDE and RVMDK tools chain which covers all these guidelines.
This start-up file configures the PLL@96 Mhz to be the default clock source. It offers also
the ability to select either the OSC clock or the RTC clock.
The zip file associated with this application note contains:
●
The STR91x firmware library v1.2 from ST (source and header files).
●
A standard template project program that compiles all library files and also all the user
modifiable files needed to create a new project:
–
91x_conf.h: The configuration header file with all peripherals defined by default.
–
91x_it.c: The source file containing the interrupt handlers (the function bodies are
empty in this template).
–
main.c: The main program body.
–
EWARM, RVDK, RIDE, RVMDK sub-directories for each toolchain and contains
the modified start-up file "91x_init.s"
When booting from bank1:
●
Use OSC as the default clock source.
●
If you want to run the CPU @ 66 MHz or higher, the PLL configuration can be done in
the application code (“C” code) instead of in the start-up assembly file.
●
The Flash wait state selection instructions must be executed from SRAM as it is not
possible to read while writing in the same bank.



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com