 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PM0073 Datasheet(PDF) 11 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0073 Datasheet(HTML) 11 Page - STMicroelectronics |
|
|
11 / 34 page  PM0073 Overview Doc ID 17766 Rev 5 11/34 The Flash memory is organized as 32-bit wide memory cells that can be used for storing both code and data constants. The Flash module is located at a specific base address in the memory map of each STM32Wxxx microcontroller type. For the base address, please refer to the STM32Wxxx datasheet. The information block is divided into three parts: ● System memory is used to boot the device in System memory Boot mode. The area is reserved for use by STMicroelectronics and contains the bootloader which is used to reprogram the Flash memory using the USART1 serial interface. It is programmed by STMicroelectronics when the device is manufactured, and protected against spurious write/erase operations. ● Option bytes ● Customer-specific data which contains data defined by the user.The extended system memory (when available) contains an over-the-air bootloader which is used to reprogram the Flash memory using RF messages. It is programmed by STMicroelectronics when the device is manufactured, and protected against spurious write/erase operations. Write operations to the main memory block and the option bytes are managed by an embedded Flash Program/Erase Controller (FPEC). The high voltage needed for Program/Erase operations is internally generated. The main Flash memory can be protected against different types of unwanted access (read/write/erase). There are two types of protection: ● Page Write Protection ● Read Protection Refer to Section 2.3: Protections for more details. During a write operation to the Flash memory, any attempt to read the Flash memory will stall the bus. The read operation will proceed correctly once the write operation has completed. This means that code or data fetches cannot be made while a write/erase operation is ongoing. The internal RC oscillator (OSCHF) is always on, but the FPEC clock needs to be enabled by writing ‘1’ to the FLASH_CLKER register and waiting for FLASH_CLKSR to set bit 0 to ‘1’. The Flash memory can be programmed and erased using in-circuit programming and in- application programming. Note: In the low-power modes, all Flash memory accesses are aborted. Refer to the STM32Wxxx datasheet for further information. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
