PM0073 datasheet(5/34 Pages) STMICROELECTRONICS

5 / 34 page

PM0073

Doc ID 17766 Rev 5

5/34

Glossary

This section gives a brief definition of acronyms and abbreviations used in this document:

●

The ARM® Cortex™-M3 core integrates two debug ports:

–

JTAG debug port (JTAG-DP) provides a 5-pin standard interface based on the

Joint Test Action Group (JTAG) protocol.

–

SWD debug port (SWD-DP) provides a 2-pin (clock and data) interface based on

the Serial Wire Debug (SWD) protocol.

For both JTAG and SWD protocols, please refer to the Cortex M3 Technical

Reference Manual.

●

Word: data/instruction of 32-bit length

●

Half word: data/instruction of 16-bit length

●

Byte: data of 8-bit length

●

FPEC (Flash memory program/erase controller): write operations to the main memory

and the information block are managed by an embedded Flash program/erase

controller (FPEC).

●

IAP (in-application programming): IAP is the ability to re-program the Flash memory of

a microcontroller while the user program is running.

●

ICP (in-circuit programming): ICP is the ability to program the Flash memory of a

microcontroller using the JTAG protocol, the SWD protocol or the bootloader while the

device is mounted on the user application board.

●

I-Code: this bus connects the Instruction bus of the Cortex™-M3 core to the Flash

instruction interface. Prefetch is performed on this bus.

●

D-Code: this bus connects the D-Code bus (literal load and debug access) of the

Cortex™-M3 to the Flash Data Interface.

●

Option bytes: product configuration bits stored in the Flash memory

●

OBL: option byte loader.

●

AHB: advanced high-performance bus.

PM0073 Datasheet(PDF) 5 Page - STMicroelectronics

PM0073 Datasheet(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL