UPD70732 datasheet(8/66 Pages) NEC

8 / 66 page

µPD70732

PIN FUNCTIONS

1.1 Pin Function List

Bus hold

status

during

operation

A31 to A1

3-state

Address bus

Hi-Z

HNote

(Address Bus)

output

D31 to D0

3-state

Bidirectional data bus

Hi-Z

(Data Bus)

I/O

BE3 to BE0

3-state

Indicates valid data bus when data is accessed

Hi-Z

(Byte Enable)

output

ST1, ST0

3-state

Indicates type of bus cycle

Hi-Z

(Status)

output

3-state

Strobe signal for bus cycle

Hi-Z

(Data Access)

output

MRQ

3-state

Indicates memory access

Hi-Z

(Memory Request)

output

R/W

3-state

Distinguishes between read access and write access

Hi-Z

(Read/Write)

output

BCYST

3-state

Indicates start of bus cycle

Hi-Z

(Bus Cycle Start)

output

READY

Input

Extends bus cycle

—

(Ready)

HLDRQ

Input

Requests bus mastership

—

(Hold Request)

HLDAK

Output

Acknowledges HLDRQ

(Hold Acknowledge)

SZRQ

Input

Requests bus sizing

—

(Bus Sizing Request)

SIZ16B

Input

Fixes external data bus width to 16 bits

—

(Bus Size 16 Bit)

BLOCK

Output

Requests to inhibit use of bus

(Bus Lock)

ICHEEN

Input

Operates instruction cache

—

(Instruction Cache Enable)

INT

Input

Interrupt request

—

(Maskable Interrupt)

INTV3 to INTV0

Input

Interrupt level

—

(Interrupt Level)

Note

A1 pin is “H” in the 16-bit bus fixed mode; otherwise, it is “L”.

Bus hold

Bus idle

Name

I/O

Function

status

at reset

UPD70732 Datasheet(PDF) 8 Page - NEC

UPD70732 Datasheet(HTML) 8 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL