Peripheral interconnect matrix

AN4676

6/18

DocID027699 Rev 2

2

Peripheral interconnect matrix

STM32F7 Series peripheral are interconnected through a network named peripheral

interconnect matrix, that allows to directly connect one peripheral to another without waking

up the CPU. Depending on peripherals, these interconnections can operate in Run, Sleep

and Stop modes.

The peripherals that respond to events are called users while the peripherals that send

events are called generators. Both types are listed in Table 1.

Table 1. STM32F7 Series peripheral interconnect matrix

Users

Timers

DMA

Analog

Generators

ADC

DAC

1

2312

TIM1

-

X

X

X

---

X

----

-

X

X

X

X

-

-

TIM2

X-X

X

X-

-X

X-

-

-

X-X

X

X

X

X

TIM3

X

X

-X

X-

-

X

-

-

-

X-X

X

X-

-

TIM4

XXX

-

X

-

-

X

-

-

-

X

X

-

X

X

XXX

TIM5

X

---

---

X

---

X

X

-

X

X

X

X

X

TIM6

----

----

----

--

X

X

X

X

X

TIM7

----

----

----

X

---

-

X

X

TIM8

-

X

-

X

X

---

----

-

X

X

X

X

X

X

TIM10

----

----

X

---

----

---

TIM11

----

----

X

---

----

---

TIM13

----

----

---

X

----

---

TIM14

----

----

---

X

----

---

TIM15

-

-

X

-

----

----

----

---

ADC

1

----

----

----

-

X

-

X

X

-

-

2

----

----

----

-

X

--

---

3

----

----

----

-

X

--

---

DAC

1

----

----

----

X

---

---

2

----

----

----

X

---

---

VSENSE

----

----

----

--

X

-

---

LSI

----

X

---

----

----

---

LSE

----

X

---

----

----

---

RTC

---

X

---

--

X

-

----

---

CSS

X

---

---

X

----

----

---