Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LTC1418AIN Datasheet(PDF) 25 Page - Linear Technology

Part # LTC1418AIN
Description  Low Power, 14-Bit, 200ksps ADC with Serial and Parallel I/O
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1418AIN Datasheet(HTML) 25 Page - Linear Technology

Back Button LTC1418AIN Datasheet HTML 20Page - Linear Technology LTC1418AIN Datasheet HTML 21Page - Linear Technology LTC1418AIN Datasheet HTML 22Page - Linear Technology LTC1418AIN Datasheet HTML 23Page - Linear Technology LTC1418AIN Datasheet HTML 24Page - Linear Technology LTC1418AIN Datasheet HTML 25Page - Linear Technology LTC1418AIN Datasheet HTML 26Page - Linear Technology LTC1418AIN Datasheet HTML 27Page - Linear Technology LTC1418AIN Datasheet HTML 28Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 25 / 28 page
background image
25
LTC1418
APPLICATIONS INFORMATION
also allows operation when the SCLK frequency is very low
(less than 30kHz). To select the internal conversion clock
tie EXT/INT low. The external SCLK is applied to SCLK. RD
can be used to gate the external SCLK, such that data will
clock only after RD goes low and to three-state DOUT after
data transfer. If more than 16 SCLKs are provided, more
zeros will be filled in after the data word indefinitely.
LTC1418
BUSY
CONVST
CONVST
RD
EXTCLKIN
SCLK
EXT/INT
DOUT
CS
5V
25
16
24
23
17
26
19
20
1418 F25a
µP OR DSP
CLKOUT
INT
C0
SCK
MISO
t5
t6
123456789 10 11 12 13 14 15 16
CS = 0, EXT/INT = 5
CONVST
EXTCLKIN
t13
tdEXTCLKIN
t8
HOLD
SAMPLE
t9
t7
t11
BUSY
SCLK
RD
123456789 10 11 12 13 14 15 16
1
2
34
12 11 10 987654321
0
FILL
ZEROS
D13
Hi-Z
DATA N
Hi-Z
(SAMPLE N)
DOUT
tCONV
t10
1418 F25b
D11
D12
CAPTURE ON
RISING CLOCK
D13
t15
t14
SCLK
VIL
VOH
VOL
DOUT
CAPTURE ON
FALLING CLOCK
tLSCLK
tHSCLK
Figure 25. External Conversion Clock Selected. Data Transferred After Conversion
Using an External SCLK. BUSY
↑ Indicates End of Conversion
Using External Conversion Clock and External Data
Clock. In Figure 25, data is also output after each conver-
sion is completed and before the next conversion is
started. An external clock is used for the conversion clock
and either another or the same external clock is used for
the SCLK. This mode is identical to Figure 24 except that
an external clock is used for the conversion. This mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com