| Electronic Components Datasheet Search |
|
GD25LQ40 Datasheet(PDF) 16 Page - ELM Electronics |
|
|
|||||||||||||||||||||||||||||
GD25LQ40 Datasheet(HTML) 16 Page - ELM Electronics |
|
16 / 59 page ![]() 16 Rev.1.0 59 - http://www.elm-tech.com GD25LQ40xIGx 1.8V Uniform Sector Dual and Quad Serial Flash CS# SCLK IO0 IO1 IO2 IO3 0 1 Command 04H Figure 3a. Write Disable Sequence Diagram (QPI) 7.2. Write Disable (WRDI) (04H) The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low → Sending the Write Disable command → CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands. Command 0 1 2 3 4 5 6 7 04H CS# SCLK SI SO High-Z Figure 3. Write Disable Sequence Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |