STM32F303VE datasheet(133/184 Pages) STMICROELECTRONICS

133 / 184 page

DocID026415 Rev 4

133/184

STM32F303xD STM32F303xE

Electrical characteristics

161

Table 70. IWDG min/max timeout period at 40 kHz (LSI) (1)

1. These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30

to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing

of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Prescaler divider

PR[2:0] bits

Min timeout (ms) RL[11:0]=

0x000

Max timeout (ms) RL[11:0]=

0xFFF

0.1

409.6

0.2

819.2

/16

0.4

1638.4

/32

0.8

3276.8

/64

1.6

6553.6

/128

3.2

13107.2

/256

6.4

26214.4

Table 71. WWDG min-max timeout value @72 MHz (PCLK)(1)

1. Guaranteed by design, not tested in production.

Prescaler

WDGTB

Min timeout value

Max timeout value

0.05687

3.6409

0.1137

7.2817

0.2275

14.564

0.4551

29.127

STM32F303VE Datasheet(PDF) 133 Page - STMicroelectronics

STM32F303VE Datasheet(HTML) 133 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL