![]() |
Electronic Components Datasheet Search |
|
S2060 Datasheet(PDF) 5 Page - Applied Micro Circuits Corporation |
|
|
S2060 Datasheet(HTML) 5 Page - Applied Micro Circuits Corporation |
5 / 22 page ![]() 5 S2060 GIGABIT ETHERNET TRANSCEIVER March 7, 2001 / Revision H The COM_DET output signal is ACTIVE whenever EN_CDET is active and the COMMA control charac- ter is present on the RX[0:9] parallel data outputs. The COM_DET output signal will be INACTIVE at all other times. Parallel Output Clock Rate and Data Stretching The S2060 supports both full rate and half rate out- puts, selected via the RATEN input. Table 4 shows the operating rate scenarios. When RATEN is INAC- TIVE, a data clock is provided on RBC1 at the data rate. Data should be clocked on the rising edge of RBC1. When RATEN is ACTIVE the device is in full rate mode, and complementary TTL clocks are pro- vided on the RBC0 and RBC1 outputs at 1/2 the data rate as required by the Gigabit Ethernet Stan- dard. Data is clocked on the rising edges of both RBC0 and RBC1. See Figures 11 and 12. N E T A R t u p n I l a i r e S ) s p b G ( e t a R) s p b G ( e t a R ) s p b G ( e t a R ) s p b G ( e t a R) s p b G ( e t a R 0 C B R ) z H M () z H M ( ) z H M ( ) z H M () z H M ( 1 B C R ) z H M () z H M ( ) z H M ( ) z H M () z H M ( l e l l a r a P e t a R t u p t u Oe t a R t u p t u O e t a R t u p t u O e t a R t u p t u Oe t a R t u p t u O ) s p b M () s p b M ( ) s p b M ( ) s p b M () s p b M ( 05 2 . 15 . 2 65 . 2 65 2 1 15 2 6 .A / N5 . 2 65 . 2 6 Table 4. Operating Rates Fibre Channel and Gigabit Ethernet Standards re- quire that the COMMA sync character appears on the rising edge of the RBC1 signal. In full rate mode the phase of the data is adjusted such that this re- quirement is met. No alignment is necessary when the S2060 is operating in half rate mode since the output clock frequency is equal to the parallel word rate (RATEN INACTIVE). In ethernet applications it is illegal for multiple con- secutive COMMA characters to be generated. How- ever, multiple consecutive COMMA characters can occur in serial backplane applications. The S2060 is able to operate properly when multiple consecutive COMMA characters are received: after the first COMMA is detected and aligned, the RBC0/RBC1 clock operates without glitches or loss of cycles. Additionally, COM_DET stays high while multiple COMMAS are being output. Receive Latency The average receive latency is 8 byte times. |
Similar Part No. - S2060 |
|
Similar Description - S2060 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |