Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LXT972A Datasheet(PDF) 46 Page - Intel Corporation

Part # LXT972A
Description  3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

LXT972A Datasheet(HTML) 46 Page - Intel Corporation

Back Button LXT972A Datasheet HTML 42Page - Intel Corporation LXT972A Datasheet HTML 43Page - Intel Corporation LXT972A Datasheet HTML 44Page - Intel Corporation LXT972A Datasheet HTML 45Page - Intel Corporation LXT972A Datasheet HTML 46Page - Intel Corporation LXT972A Datasheet HTML 47Page - Intel Corporation LXT972A Datasheet HTML 48Page - Intel Corporation LXT972A Datasheet HTML 49Page - Intel Corporation LXT972A Datasheet HTML 50Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 70 page
background image
LXT972A — 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
46
Datasheet
Table 22. 100BASE-TX Transceiver Characteristics
Parameter
Sym
Min
Typ
1
Max
Units
Test Conditions
Peak differential output voltage
VP
0.95
–
1.05
V
Note 2
Signal amplitude symmetry
Vss
98
–
102
%
Note 2
Signal rise/fall time
TRF
3.0
–
5.0
ns
Note 2
Rise/fall time symmetry
TRFS
––
0.5
ns
Note 2
Duty cycle distortion
DCD
35
50
65
%
Offset from 16ns pulse width at
50% of pulse peak
Overshoot/Undershoot
VOS
––
5%
–
Jitter (measured differentially)
–––
1.4
ns
–
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
2. Measured at the line side of the transformer, line replaced by 100
Ω(+/-1%) resistor.
Table 23. 10BASE-T Transceiver Characteristics
Parameter
Sym
Min
Typ
Max
Units
Test Conditions
Transmitter
Peak differential output voltage
VOP
2.2
2.5
2.8
V
With transformer, line
replaced by 100
Ω
resistor
Transition timing jitter added by the
MAU and PLS sections
-0
2
11
ns
After line model
specified by IEEE 802.3
for 10BASE-T MAU
Receiver
Receive Input Impedance
ZIN
--
22
k
Ω
Differential Squelch Threshold
VDS
300
420
585
mV
Table 24. 10BASE-T Link Integrity Timing Characteristics
Parameter
Sym
Min
Typ
Max
Units
Test Conditions
Time Link Loss Receive
TLL
50
–
150
ms
–
Link Pulse
TLP
2
–
7
Link Pulses
–
Link Min Receive Timer
TLR MIN
2
–
7ms
–
Link Max Receive Timer
TLR MAX
50
–
150
ms
–
Link Transmit Period
Tlt
8
–
24
ms
–
Link Pulse Width
Tlpw
60
–
150
ns
–
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com