ADAV4601BSTZ datasheet(54/60 Pages) AD

54 / 60 page

ADAV4601

Rev. B | Page 54 of 60

Bit No.

Bit Name

Description

Default

Bit[10]

Digout Enable 1

Used to change the function of the PWM1A and PWM1B pins to additional serial

digital outputs, SDO2 and SDO3.

0b = PWM1A and PWM1B in normal operation

1b = PWM1A and PWM1B used as SDO2 and SDO3

Bit[9]

Digout Enable 2

Used to change the function of SPDIF output to serial digital output SDO1.

0b = SPDIF output normal operation

1b = SPDIF output used as SDO1

Bits[8:7]

BCLK frequency (master)

Used to set the BCLK frequency when the synchronous serial port is in master mode.

00b = 64 × frequency sample, FS (3.072 MHz)

01b = 128 × FS (6.144 MHz)

10b = 256 × FS (12.288 MHz)

11b = reserved

Bits[6:5]

Reserved

Always write as 0 if writing to this register.

Bit[4]

Dither enable

When set to 1, it performs dithering on the digital output when the word width

is set to 20 bits or 16 bits. This reduces the effect of truncation noise.

0b = disabled

1b = enabled

Bits[3:2]

Synchronous port clock select

Used to select the serial clocks used for the synchronous digital inputs.

00b = uses LRCLK0 and BCLK0

01b = uses LRCLK1 and BCLK1

10b = uses LRCLK2 and BCLK2

11b = reserved

Bit[1]

8-channel time division

multiplexing enable

When set to 1, time division multiplexing mode is enabled.

0b = disabled

1b = enabled

Bit[0]

Reserved

Always write as 0 if writing to this register.

Address 0x0018 Audio Mute Control 1 Register (Default: 0x7F00)

Table 54.

Bit No.

Bit Name

Description

Default

Bits[15:8]

PWM output latency

Set the delay from the 50/50 duty-cycle square wave to zero on GND when the output

is muted and Bit[5] is set to 1.

01011111

0x00 = 1.066 ms

0x01 = 2.133 ms

…

0x5F = 101.33 ms

…

0xFE = 270.93 ms

0xFF = 272 ms

Bits[7:6]

Reserved

Always write as 0 if writing to this register.

Bit[5]

PWM zero enable

Used to specify the final condition of the PWM channels after a mute.

0b = PWM not zeroed after audio mute

1b = PWM zeroed after audio mute

Bit[4]

Mute clear select

Mute clear select bit. When the mute pin is used to mute the device, the part can be

unmuted in two ways, depending on the condition of this bit.

0b = mute pin rising edge clears mute bit

1b = mute clear gated by clear mute bit

Bit[3]

Audio mute

Used to control the software mute.

0b = unmute

1b = mute

ADAV4601BSTZ Datasheet(PDF) 54 Page - Analog Devices

ADAV4601BSTZ Datasheet(HTML) 54 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL