| Electronic Components Datasheet Search |
|
HM628128DLTS-7SL Datasheet(PDF) 1 Page - Hitachi Semiconductor |
|
|
|||||||||||||||||||||||||||||
HM628128DLTS-7SL Datasheet(HTML) 1 Page - Hitachi Semiconductor |
|
1 / 20 page ![]() HM628128D Series 1 M SRAM (128-kword × 8-bit) ADE-203-996 (Z) Preliminary, Rev. 0.0 Jan. 20, 1999 Description The Hitachi HM628128D Series is 1-Mbit static RAM organized 131,072-kword × 8-bit. HM628128D Series has realized higher density, higher performance and low power consumption by employing Hi- CMOS process technology. The HM628128D Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has package variations of standard 32-pin plastic DIP, standard 32-pin plastic SOP and standard 32-pin plastic TSOPI. Features • Single 5 V supply: 5 V ± 10% • Access time: 55 ns/70 ns (max) • Power dissipation Active: 30 mW/MHz (typ) Standby: 10 µW (typ) • Completely static memory. No clock or timing strobe required • Equal access and cycle times • Common data input and output Three state output • Directly TTL compatible all inputs • Battery backup operation 2 chip selection for battery backup |
Similar Part No. - HM628128DLTS-7SL |
|
Similar Description - HM628128DLTS-7SL |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |