Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SED1565DBB Datasheet(PDF) 77 Page - Epson Company

Part # SED1565DBB
Description  Direct display of RAM data through the display data RAM
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EPSON [Epson Company]
Direct Link  http://www.epsondevice.com
Logo EPSON - Epson Company

SED1565DBB Datasheet(HTML) 77 Page - Epson Company

Back Button SED1565DBB Datasheet HTML 73Page - Epson Company SED1565DBB Datasheet HTML 74Page - Epson Company SED1565DBB Datasheet HTML 75Page - Epson Company SED1565DBB Datasheet HTML 76Page - Epson Company SED1565DBB Datasheet HTML 77Page - Epson Company SED1565DBB Datasheet HTML 78Page - Epson Company SED1565DBB Datasheet HTML 79Page - Epson Company SED1565DBB Datasheet HTML 80Page - Epson Company SED1565DBB Datasheet HTML 81Page - Epson Company Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 87 page
background image
SED1565 Series
EPSON
8–75
(VDD = 2.7 V to 4.5 V, Ta = –40 to 85
°C )
Item
Signal
Symbol
Condition
Rating
Units
Min
Max
Address hold time
A0
tAH6
0—
ns
Address setup time
tAW6
0—
ns
System cycle time
A0
tCYC6
300
—
ns
Data setup time
D0 to D7
tDS6
40
—
ns
Data hold time
tDH6
15
—
ns
Access time
tACC6
CL = 100 pF
—
140
ns
Output disable time
tOH6
10
100
ns
Enable H pulse
Read
E
tEWHR
120
—
ns
time
Write
tEWHW
60
—
ns
Enable L pulse
Read
E
tEWLR
60
—
ns
time
Write
tEWLW
60
—
ns
Table 30
(VDD = 1.8 V to 2.7 V, Ta = –40 to 85
°C )
Item
Signal
Symbol
Condition
Rating
Units
Min
Max
Address hold time
A0
tAH6
0—
ns
Address setup time
tAW6
0—
ns
System cycle time
A0
tCYC6
1000
—
ns
Data setup time
D0 to D7
tDS6
80
—
ns
Data hold time
tDH6
30
—
ns
Access time
tACC6
CL = 100 pF
—
280
ns
Output disable time
tOH6
10
200
ns
Enable H pulse
Read
E
tEWHR
240
—
ns
time
Write
tEWHW
120
—
ns
Enable L pulse
Read
E
tEWLR
120
—
ns
time
Write
tEWLW
120
—
ns
Table 31
*1
The input signal rise time and fall time (
tr, tf) is specified at 15 ns or less. When the system cycle time is
extremely fast, (
tr + tf)
≤ (tCYC6 – tEWLW – tEWHW) for (tr + tf) ≤ (tCYC6 – tEWLR – tEWHR) are specified.
*2
All timing is specified using 20% and 80% of VDD as the reference.
*3
tEWLW and tEWLR are specified as the overlap between CS1 being “L” (CS2 = “H”) and E.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com