| Electronic Components Datasheet Search |
|
TDA9885TS/V3 Datasheet(PDF) 18 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
TDA9885TS/V3 Datasheet(HTML) 18 Page - NXP Semiconductors |
|
18 / 56 page ![]() 2003 Oct 02 18 Philips Semiconductors Product specification I2C-bus controlled single and multistandard alignment-free IF-PLL demodulators TDA9885; TDA9886 Note 1. For positive AM TV choose 6.5 MHz for the second SIF. 9.2.3 DATA BYTE FOR ADJUST MODE Table 12 Bit description of SAD register for adjust mode (SAD = 01) B0 Video mode (sound trap) 1 sound trap bypass 0 sound trap active BIT VALUE DESCRIPTION C7 Audio gain 1 −6dB 00 dB C6 De-emphasis time constant 150 µs 075 µs C5 De-emphasis 1on 0 off C4 to C0 Tuner takeover point adjustment see Table 13 BIT VALUE DESCRIPTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |