AMC7812BSPAPR datasheet(33/92 Pages) TI1

33 / 92 page

AMC7812B

www.ti.com

SBAS625A – SEPTEMBER 2013 – REVISED SEPTEMBER 2013

ADC Data Format

For a single-ended input, the conversion result is stored in straight binary format. For a differential input, the

results are stored in twos complement format.

SCLK Clock Noise Reduction

To avoid noise caused by the bus clock, TI recommends that no bus clock activity occur for at least the

conversion process time immediately after the ADC conversion starts.

Programmable Conversion Rate

The maximum conversion rate is 500 kSPS for a single channel in auto mode, as shown in Table 1. The

conversion rate is programmable through the CONV-RATE-[1:0] bits of the AMC configuration register 1. When

more than one channel is selected, the conversion rate is divided by the number of channels selected in ADC

channel register 0 and ADC channel register 1. In auto mode, the CONV-RATE-[1:0] bits determine the actual

conversion rate. In direct mode, the CONV-RATE-[1:0] bits limit the maximum possible conversion rate. The

actual conversion rate in direct mode is determined by the rate of the conversion trigger. Note that when a trigger

is issued, there may be a delay of up to 4 µs to internally synchronize and initiate the start of the sequential

channel conversion process. In both direct and auto modes, when the CONV-RATE-[1:0] bits are set to a value

other than the maximum rate ('00'), nap mode is activated between conversions. By activating nap mode, the

AIDD supply current is reduced; see Figure 67.

Table 1. ADC Conversion Rate

tACQ

tCONV

NAP

THROUGHPUT

CONV-RATE-1

CONV-RATE-0

(µs)

ENABLED

(Single-Channel Auto Mode)

0.375

1.625

500 kSPS (default)

2.375

1.625

Yes

250 kSPS

6.375

1.625

Yes

125 kSPS

14.375

1.625

Yes

62.5 kSPS

Handshaking with the Host (see AMC configuration register 0)

The DAV pin and the DAVF (data available flag) bit in AMC configuration register 0 provide handshaking with the

host. Pin and bit status depend on the conversion mode (direct or auto); see Figure 84 and Figure 85. In direct

mode, after ADC-n-data registers of all selected channels are updated, the DAVF bit in AMC configuration

reading the ADC-n-data register or restarting via the external CNVT pin, the ADC clears the DAVF bit to '0' and

deactivates the DAV pin (high). If an internal convert start (ICONV bit) is used to start the new ADC conversion,

an ADC-n-data register must be read after the current conversion completes before a new conversion can be

started in order to reset the DAV status.

In auto-mode, after the ADC-n-data registers of the selected channels are updated, a pulse of 1 µs (low) appears

on the DAV pin to signify that new data are available. However, the DAVF bit is always cleared to '0' in auto-

mode.

Submit Documentation Feedback

Product Folder Links: AMC7812B

AMC7812BSPAPR Datasheet(PDF) 33 Page - Texas Instruments

AMC7812BSPAPR Datasheet(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL