Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DP83820 Datasheet(PDF) 18 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83820
Description  10/100/1000 Mb/s PCI Ethernet Network Interface Controller
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83820 Datasheet(HTML) 18 Page - National Semiconductor (TI)

Back Button DP83820 Datasheet HTML 14Page - National Semiconductor (TI) DP83820 Datasheet HTML 15Page - National Semiconductor (TI) DP83820 Datasheet HTML 16Page - National Semiconductor (TI) DP83820 Datasheet HTML 17Page - National Semiconductor (TI) DP83820 Datasheet HTML 18Page - National Semiconductor (TI) DP83820 Datasheet HTML 19Page - National Semiconductor (TI) DP83820 Datasheet HTML 20Page - National Semiconductor (TI) DP83820 Datasheet HTML 21Page - National Semiconductor (TI) DP83820 Datasheet HTML 22Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 87 page
background image
3.0 Functional Description (Continued)
18
www.national.com
3.13 Buffer Management
The buffer management scheme used on the DP83820
allows quick, simple and efficient use of the frame buffer
memory. Frames are saved in similar formats for both
transmit and receive. The buffer management scheme also
uses
separate
buffers
and
descriptors
for
packet
information. This allows effective transfers of data from the
receive buffer to the transmit buffer by simply transferring
the descriptor from the receive queue to the transmit
queue.
The format of the descriptors allows the packets to be
saved in a number of configurations. A packet can be
stored in memory with a single descriptor and a single
packet fragment, or multiple descriptors with single
fragments. This flexibility allows the user to configure the
DP83820 to maximize efficiency. Architecture of the
specific system’s buffer memory, as well as the nature of
network
traffic,
will
determine
the
most
suitable
configuration of packet descriptors and fragments.
3.13.1 Overview
The buffer management design has the following goals:
— simplicity
— efficient use of the PCI bus (the overhead of the buffer
management technique is minimal),
— low CPU utilization,
— flexibility.
Descriptors may be either per-packet or per-packet-
fragment. Each descriptor may describe one packet
fragment.
Receive
and
transmit
descriptors
are
symmetrical.
3.13.2 Descriptor Format
DP83820 uses a symmetrical format for transmit and
receive descriptors. In bridging and switching applications
this symmetry allows software to forward packets by simply
moving the list of descriptors that describe a single
received packet from the receive list of one MAC to the
transmit list of another. Descriptors must be aligned on a
64-bit boundary.
TXPktsErrored
RFC 1213
software, increment on
receive packets with
cmdsts.TXA set
This counter is incremented for each packet
encountering errors during transmission.
This count does include transmissions
aborted manually and due to FIFO
underruns, but does not include packets
which experience less than 16 in-window
collisions.
TXExcessiveCollisions
RFC 1643,
802.3 LM
software, increment on
transmit packets with
cmdsts.EC set.
This counter is incremented for each
transmission aborted after experiencing 16
in-window collisions.
TXExcessiveDeferral
802.3 LM
software, increment on
transmit packets with
cmdsts.ED set.
This counter is incremented for each
transmission aborted due to a time-out of
the excessive deferral timer (3.2ms).
TXOWC
RFC 1643,
802.3 LM
software, increment on
transmit packets with
cmdsts.OWC set.
This counter is incremented for each
transmission which is aborted due to an
out-of-window collision.
TXCSErrors
RFC 1643,
802.3 LM
software, increment on
transmit packets with
cmdsts.CRS set.
This counter is incremented for each
transmission on which carrier is not
detected after the start of transmission, or
carrier sense is lost during transmission.
TXSQEErrors
RFC 1643
hardware, see
MIB:TxSQEErrors
This counter is incremented when the
collision heartbeat pulse is not detected
from by the PMD after a transmission.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com