Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DAC7642VF Datasheet(PDF) 16 Page - Texas Instruments

Part # DAC7642VF
Description  16-Bit, Dual Voltage Output DIGITAL-TO-ANALOG CONVERTER
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC7642VF Datasheet(HTML) 16 Page - Texas Instruments

Back Button DAC7642VF Datasheet HTML 12Page - Texas Instruments DAC7642VF Datasheet HTML 13Page - Texas Instruments DAC7642VF Datasheet HTML 14Page - Texas Instruments DAC7642VF Datasheet HTML 15Page - Texas Instruments DAC7642VF Datasheet HTML 16Page - Texas Instruments DAC7642VF Datasheet HTML 17Page - Texas Instruments DAC7642VF Datasheet HTML 18Page - Texas Instruments DAC7642VF Datasheet HTML 19Page - Texas Instruments DAC7642VF Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 25 page
background image
DAC7642, DAC7643
16
SBAS233
www.ti.com
V
OUTA
V
OUTA Sense
V
REFL Sense
V
REFL
V
REFH
V
REFH Sense
V
OUTB Sense
V
OUTB
32
31
30
29
28
27
26
25
DAC7642
DAC7643
V
OUT
V
OUT
+2.5V
+V
FIGURE 11. Linearity and Differential Linearity Error Curves
for Figure 10.
FIGURE 13. Linearity and Differential Linearity Error Curves
for Figure 12.
FIGURE 12. Low-Cost Single-Supply Configuration.
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC A, +25
°C)
0000
H
2000
H
4000
H
6000
H
8000
H
Digital Input Code
A000
H C000H
E000
H FFFFH
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC A, +25
°C)
0000
H
2000
H
4000
H
6000
H
8000
H
Digital Input Code
A000
H C000H
E000
H FFFFH
FIGURE 10. Single-Supply Buffered VREFH.
V
OUTA
V
OUTA Sense
V
REFL Sense
V
REFL
V
REFH
V
REFH Sense
V
OUTB Sense
V
OUTB
32
31
30
29
28
27
26
25
DAC7642
DAC7643
V
OUT
V
OUT
+V
OPA2350
+2.5V
+V
1000pF
100
Ω
2200pF
DIGITAL INTERFACE
See Table I for the basic control logic of the DAC7642 and
DAC7643. Note that each internal register is edge triggered
and not level triggered. When the LOADDACS signal is
transitioned from LOW to HIGH, the digital word existing in
the input register is latched into the DAC register. The first
set of registers (the input registers) are triggered via the
DACSEL, R/W, and CS inputs. Only one of these registers
can be transparent at any given time.
The double-buffered architecture is designed mainly so each
DAC input register can be written to at any time without
affecting the DAC outputs. All DAC voltages are updated
simultaneously by the rising edge of LOADDACS. It also
allows multiple devices to be updated simultaneously by
sharing the LOADDACS control from the host with each
device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com