Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DP8390D Datasheet(PDF) 4 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP8390D
Description  NIC Network Interface Controller
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP8390D Datasheet(HTML) 4 Page - National Semiconductor (TI)

  DP8390D Datasheet HTML 1Page - National Semiconductor (TI) DP8390D Datasheet HTML 2Page - National Semiconductor (TI) DP8390D Datasheet HTML 3Page - National Semiconductor (TI) DP8390D Datasheet HTML 4Page - National Semiconductor (TI) DP8390D Datasheet HTML 5Page - National Semiconductor (TI) DP8390D Datasheet HTML 6Page - National Semiconductor (TI) DP8390D Datasheet HTML 7Page - National Semiconductor (TI) DP8390D Datasheet HTML 8Page - National Semiconductor (TI) DP8390D Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 56 page
background image
Connection Diagrams
Plastic Chip Carrier
TLF8582 – 5
Dual-In-Line Package
TLF8582 – 4
Order Number DP8390DN or DP8390DV
See NS Package Number N48A or V68A
50 Pin Descriptions
BUS INTERFACE PINS
Symbol
DIP Pin No
Function
Description
AD0 – AD15
1 – 12
IOZ
MULTIPLEXED ADDRESSDATA BUS
14–17
 Register Access with DMA inactive CS low and ACK returned from NIC pins
AD0 – AD7 are used to readwrite register data AD8 – AD15 float during IO
transfers SRD SWR pins are used to select direction of transfer
 Bus Master with BACK input asserted
During t1 of memory cycle AD0 – AD15 contain address
During t2 t3 t4 AD0 – AD15 contain data (word transfer mode)
During t2 t3 t4 AD0 – AD7 contain data AD8 – AD15 contain address
(byte transfer mode)
Direction of transfer is indicated by NIC on MWR MRD lines
ADS0
18
IOZ
ADDRESS STROBE 0
 Input with DMA inactive and CS low latches RA0–RA3 inputs on falling edge
If high data present on RA0–RA3 will flow through latch
 Output when Bus Master latches address bits (A0–A15) to external memory
during DMA transfers
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com