Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STV7697B Datasheet(PDF) 11 Page - STMicroelectronics

Part # STV7697B
Description  Scan Driver for Plasma Display Panels
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV7697B Datasheet(HTML) 11 Page - STMicroelectronics

Back Button STV7697B Datasheet HTML 7Page - STMicroelectronics STV7697B Datasheet HTML 8Page - STMicroelectronics STV7697B Datasheet HTML 9Page - STMicroelectronics STV7697B Datasheet HTML 10Page - STMicroelectronics STV7697B Datasheet HTML 11Page - STMicroelectronics STV7697B Datasheet HTML 12Page - STMicroelectronics STV7697B Datasheet HTML 13Page - STMicroelectronics STV7697B Datasheet HTML 14Page - STMicroelectronics STV7697B Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
11/18
STV7697B
Electrical Characteristics
3.5
SIN and SOUT Characteristics
3.6
Input (CLR, CLK, STB, BLK, POL, SIN/SOUT, and F/R) Characteristics
3.7
AC Timing Requirements
VCC = 4.5 V to 5.5 V, TAMB = -20 to +85°C, max. leading/trailing edge for input signals (tr, tf) = 10 ns
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Units
VOH
Logic Output High Level
IOH = -1 mA
4.4
4.7
4.8
V
VOL
Logic Output Low Level
IOL = 1 mA
0.05
0.1
0.25
V
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Units
VIH
Input High Level
0.8 VCC
V
VIL
Input Low Level
0.2VCC
V
IIH
High Level Input Current
VIH = VCC
-10
10
µA
IIL
Low Level Input Current
Pins CLR, CLK, SIN/SOUT, STB, F/R, BLK and
POL
VIL = 0 V
-10
10
µA
Symbol
Parameter
Min.
Typ.
Max.
Units
tCLK
Data Clock Period
125
ns
tWHCLK
Duration of clock (CLK) pulse at high level
30
ns
tWLCLK
Duration of clock (CLK) pulse at low level
30
ns
tSDAT
Set-up Time of data input before clock (low to high) transition
10
ns
tHDAT
Hold Time of data input after clock (low to high) transition
10
ns
tSFR
F/R Set-up time before low to high transition
100
ns
tDSTB
Minimum Delay to latch STB after clock (low to high) transition
10
ns
tSSTB
Set-up Time STB before clock (low to high) transition
10
ns
tSTB
Strobe STB Pulse Duration
30
ns
tBLK
Blanking (BLK) Pulse Duration
100
ns
tPOL
Polarity (POL) Pulse Duration
100
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com