LP5560TMXSLASHNOPB datasheet(5/29 Pages) TI1

5 / 29 page

LP5560

www.ti.com

SNVS873D – AUGUST 2012 – REVISED JUNE 2016

Product Folder Links: LP5560

Submit Documentation Feedback

(1)

For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

6.4 Thermal Information

THERMAL METRIC(1)

LP5560

UNIT

YFQ (DSBGA)

4 PINS

RθJA

Junction-to-ambient thermal resistance

184.3

°C/W

RθJC(top)

Junction-to-case (top) thermal resistance

1.8

°C/W

RθJB

Junction-to-board thermal resistance

103.2

°C/W

ψJT

Junction-to-top characterization parameter

9.1

°C/W

ψJB

Junction-to-board characterization parameter

103.1

°C/W

(1)

All voltages are with respect to the potential at the GND pins.

(2)

Minimum and Maximum limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the

most likely norm.

(3)

ILED = LED output current, VLED = LED forward voltage.

(4)

For LED output pin, headroom voltage is defined as the voltage across the internal current source when the LED current has dropped

10% from the value measured at VIN – 0.5 V. If headroom voltage requirement is not met, LED current regulation is compromised.

(5)

Specified by design.

(6)

LED current ramp-up and ramp-down uses a combined PWM-current adjustment.

6.5 Electrical Characteristics

Unless otherwise specified: VIN = 3.6 V, CTRL = 3.6 V, VLED = 3.1 V; typical limits are for TA = 25°C, and minimum and

maximum limits apply over the operating ambient temperature range (

−30°C < TA < +85°C).

(1) (2)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

ISD

Shutdown supply current

CTRL = 0 V

0.4

0.75

µA

Quiescent supply current

ILED = 0 mA

ILED

LED output current

ISET = 0

2.26

2.8

3.34

ISET = 1 (default)

4.61

5.3

5.99

ISET = 2

6.78

7.8

8.82

ISET = 3

8.87

10.2

11.53

ISET = 4

10.96

12.6

14.24

ISET = 5

13.5

15.0

16.5

ISET = 6

15.05

17.3

19.55

ISET = 7

16.96

19.5

22.04

ΔILED%/ΔVIN

Line regulation

2.7 V

≤ VIN ≤ 4.5 V

–3%

%/1V

IDX = 5.3 mA, Vƒ = 2.5 V

ΔILED%/ΔVLED

(3)

Load regulation

1.7 V

≤ VLED ≤ 3.4 V, ILED = 5.3 mA

0.6

VHR

Headroom voltage(4)

ILED = 5.3 mA

100

ILED = 19.5 mA

VIH

Logic input high level

VIN = 2.7 V to 5.5 V

1.1

VIL

Logic input low level

VIN = 2.7 V to 5.5 V

0.6

ICTRL

CTRL pin leakage current

CTRL = 1.8 V

400

T_cycle_H

LED On time

Adjustable(5), TA = 25°C

13.2

3009.6

T_cycle_L

LED OFF time

26.4

6019.2

Trise

LED current rise time(6)

1584

Tfall

LED current fall time(6)

1584

Fade resolution

Rise/fall time resolution

See(5)

105.6

LP5560TMX/NOPB Datasheet(PDF) 5 Page - Texas Instruments

LP5560TMX/NOPB Datasheet(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL