TMS320LC2402APGS datasheet(78/134 Pages) TI1

78 / 134 page

TMS320LF2407A, TMS320LF2406A, TMS320LF2403A, TMS320LF2402A

TMS320LC2406A, TMS320LC2404A, TMS320LC2403A, TMS320LC2402A

DSP CONTROLLERS

SPRS145L − JULY 2000 − REVISED SEPTEMBER 2007

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

PARAMETER MEASUREMENT INFORMATION

Tester Pin

Electronics

VLOAD

IOL

IOH

Output

Under

Test

50 Ω

Where:

IOL

2 mA (all outputs)

IOH

300 µA (all outputs)

VLOAD

1.5 V

50-pF typical load-circuit capacitance

Figure 24. Test Load Circuit

signal transition levels

The data in this section is shown for the 3.3-V version. Note that some of the signals use different reference

voltages, see the recommended operating conditions table. Output levels are driven to a minimum logic-high

level of 2.4 V and to a maximum logic-low level of 0.4 V.

Figure 25 shows output levels.

0.4 V (VOL)

20%

2.4 V (VOH)

80%

Figure 25. Output Levels

Output transition times are specified as follows:

D For a high-to-low transition, the level at which the output is said to be no longer high is below 80% of the

total voltage range and lower and the level at which the output is said to be low is 20% of the total voltage

range and lower.

D For alow-to-high transition, the level at which the output is said to be no longer low is 20% of the total voltage

range and higher and the level at which the output is said to be high is 80% of the total voltage range and

higher.

Figure 26 shows the input levels.

0.8 V (VIL)

10%

2.0 V (VIH)

90%

Figure 26. Input Levels

TMS320LC2402APGS Datasheet(PDF) 78 Page - Texas Instruments

TMS320LC2402APGS Datasheet(HTML) 78 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL