P89C668 datasheet(76/89 Pages) PHILIPS

76 / 89 page

Philips Semiconductors

Product data

P89C660/P89C662/P89C664/

P89C668

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

2002 Oct 28

DC ELECTRICAL CHARACTERISTICS

Tamb = 0 °C to +70 °C, 5 V ± 10% or –40 °C to +85 °C; 5V ±5%; VSS = 0 V

SYMBOL

PARAMETER

TEST

LIMITS

UNIT

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP1

MAX

UNIT

VIL

Input low voltage

4.5 V < VCC < 5.5 V

–0.5

0.2 VCC–0.1

VIL2

Input low voltage to P1.6/SCL, P1.7/SDA11

–0.5

0.3VDD

VIH

Input high voltage (ports 0, 1, 2, 3, EA)

0.2VCC+0.9

VCC+0.5

VIH1

Input high voltage, XTAL1, RST

0.7VCC

VCC+0.5

VIH2

Input high voltage, P1.6/SCL, P1.7/SDA11

0.7VDD

6.0

VOL

Output low voltage, ports 1, 2, 38

VCC = 4.5 V

IOL = 1.6 mA2

–

0.4

VOL1

Output low voltage, port 0, ALE, PSEN 7, 8

VCC = 4.5 V

IOL = 3.2 mA2

–

0.45

VOL2

Output low voltage, P1.6/SCL, P1.7/SDA

IOL = 3.0 mA

–

0.4

VOH

Output high voltage, ports 1, 2, 3 3

VCC = 4.5 V

IOH = –30 µA

VCC – 0.7

–

VOH1

Output high voltage (port 0 in external bus mode),

ALE9, PSEN3

VCC = 4.5 V

IOH = –3.2 mA

VCC – 0.7

–

IIL

Logical 0 input current, ports 1, 2, 3

VIN = 0.4 V

–1

–75

µA

ITL

Logical 1-to-0 transition current, ports 1, 2, 36

VIN = 2.0 V

See Note 4

–

–650

µA

ILI

Input leakage current, port 0

0.45 < VIN < VCC – 0.3

–

±10

µA

IL2

Input leakage current, P1.6/SCL, P1.7/SDA

0V < VI < 6 V

0V < VDD < 5.5 V

–

µA

ICC

Power supply current (see Figure 64):

See Note 5

Active mode (see Note 5)

Idle mode (see Note 5)

Power-Down mode or clock stopped (see Figure 71

diti

)

Tamb = 0 °C to 70 °C

100

µA

for conditions)

Tamb = –40 °C to +85 °C

125

µA

Programming and erase mode

fosc = 20 MHz

RRST

Internal reset pull-down resistor

225

Ω

CIO

Pin capacitance10 (except EA)

–

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due

to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the

worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify

ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no

single output sinks more than 5mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC–0.7 specification when the

address bits are stabilizing.

4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its

maximum value when VIN is approximately 2 V.

5. See Figures 68 through 71 for ICC test conditions and Figure 64 for ICC vs Freq.

Active mode:

ICC(MAX) = (2.8 × FREQ. + 8.0)mA for all devices, in 6 clock mode; (1.4 × FREQ. + 8.0)mA in 12 clock mode.

Idle mode:

ICC(MAX) = (1.2 × FREQ. +1.0)mA in 6 clock mode; (0.6 × FREQ. +1.0)mA in 12 clock mode.

6. This value applies to Tamb = 0 °C to +70 °C.

7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

8. Under steady state (non-transient) conditions, IOL must be externally limited as follows:

Maximum IOL per port pin:

15 mA (*NOTE: This is 85

°C specification.)

Maximum IOL per 8-bit port:

26 mA

Maximum total IOL for all outputs:

71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed

test conditions.

9. ALE is tested to VOH1, except when ALE is off then VOH is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF

(except EA is 25 pF).

11. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I2C specification, so an input voltage below 1.5 V will be recognized as a logic 0

while an input voltage above 3.0 V will be recognized as a logic 1.

P89C668 Datasheet(PDF) 76 Page - NXP Semiconductors

P89C668 Datasheet(HTML) 76 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL