Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ST16C580CP40 Datasheet(PDF) 16 Page - Exar Corporation

Part # ST16C580CP40
Description  UART WITH 16-BYTE FIFO?셲 AND INFRARED (IrDA) ENCODER/DECODER
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

ST16C580CP40 Datasheet(HTML) 16 Page - Exar Corporation

Back Button ST16C580CP40 Datasheet HTML 12Page - Exar Corporation ST16C580CP40 Datasheet HTML 13Page - Exar Corporation ST16C580CP40 Datasheet HTML 14Page - Exar Corporation ST16C580CP40 Datasheet HTML 15Page - Exar Corporation ST16C580CP40 Datasheet HTML 16Page - Exar Corporation ST16C580CP40 Datasheet HTML 17Page - Exar Corporation ST16C580CP40 Datasheet HTML 18Page - Exar Corporation ST16C580CP40 Datasheet HTML 19Page - Exar Corporation ST16C580CP40 Datasheet HTML 20Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 41 page
background image
ST16C580
16
Rev. 1.20
REGISTER FUNCTIONAL DESCRIPTIONS
The following table delineates the assigned bit functions for the fifteen 580 internal registers. The assigned
bit functions are more fully defined in the following paragraphs.
Table 5, ST16C580 INTERNAL REGISTERS
A2 A1 A0
Register
BIT-7
BIT-6
BIT-5
BIT-4
BIT-3
BIT-2
BIT-1
BIT-0
[Default]
Note *5
General Register Set
0
0
0
RHR [XX]
bit-7
bit-6
bit-5
bit-4
bit-3
bit-2
bit-1
bit-0
0
0
0
THR [XX]
bit-7
bit-6
bit-5
bit-4
bit-3
bit-2
bit-1
bit-0
0
0
1
IER [00]
CTS
RTS
Xoff
Sleep
modem
receive
transmit
receive
interrupt
interrupt
interrupt
mode
status
line
holding
holding
interrupt
status
register
register
interrupt
0
1
0
FCR [00]
RCVR
RCVR
TX
TX
DMA
XMIT
RCVR
FIFO
trigger
trigger
trigger
trigger
mode
FIFO
FIFO
enable
(MSB)
(LSB)
(MSB)
(LSB)
select
reset
reset
0
1
0
ISR [01]
FIFO’s
FIFO’s
INT
INT
INT
INT
INT
INT
enabled
enabled
priority
priority
priority
priority
priority
status
bit-4
bit-3
bit-2
bit-1
bit-0
0
1
1
LCR [00]
divisor
set
set
even
parity
stop
word
word
latch
break
parity
parity
enable
bits
length
length
enable
bit-1
bit-0
1
0
0
MCR [00]
Clock
IR
0
loop
-OP2
-OP1
-RTS
-DTR
select
enable
back
1
0
1
LSR [60]
FIFO
trans.
trans.
break
framing
parity
overrun
receive
data
empty
holding
interrupt
error
error
error
data
error
empty
ready
1
1
0
MSR [X0]
CD
RI
DSR
CTS
delta
delta
delta
delta
-CD
-RI
-DSR
-CTS
1
1
1
SPR [FF]
bit-7
bit-6
bit-5
bit-4
bit-3
bit-2
bit-1
bit-0
Special Register Set: Note *3
0
0
0
DLL [XX]
bit-7
bit-6
bit-5
bit-4
bit-3
bit-2
bit-1
bit-0
0
0
1
DLM [XX]
bit-15
bit-14
bit-13
bit-12
bit-11
bit-10
bit-9
bit-8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com