Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAMG53G Datasheet(PDF) 2 Page - ATMEL Corporation

Part # SAMG53G
Description  SMART ARM-based Flash MCU
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

SAMG53G Datasheet(HTML) 2 Page - ATMEL Corporation

  SAMG53G Datasheet HTML 1Page - ATMEL Corporation SAMG53G Datasheet HTML 2Page - ATMEL Corporation SAMG53G Datasheet HTML 3Page - ATMEL Corporation SAMG53G Datasheet HTML 4Page - ATMEL Corporation SAMG53G Datasheet HTML 5Page - ATMEL Corporation SAMG53G Datasheet HTML 6Page - ATMEL Corporation SAMG53G Datasheet HTML 7Page - ATMEL Corporation SAMG53G Datasheet HTML 8Page - ATMEL Corporation SAMG53G Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
SAM G53G / SAM G53N [SUMMARY DATASHEET]
Atmel-11240DS-ATARM-SAM-G53G-SAM-G53N-Summary-Datasheet_17-Oct-14
2
Features
Core
̶
ARM Cortex-M4 up to 48 MHz
̶
Memory Protection Unit (MPU)
̶
DSP Instructions
̶
Floating Point Unit (FPU)
̶
Thumb®-2 instruction set
Memories
̶
512 Kbytes embedded Flash
̶
96 Kbytes embedded SRAM
System
̶
Embedded voltage regulator for single-supply operation
̶
Power-on reset (POR) and Watchdog for safe operation
̶
Quartz or ceramic resonator oscillators: 3 to 20 MHz with clock failure detection and 32.768 kHz for
RTT or device clock
̶
High-precision 8/16/24 MHz factory-trimmed internal RC oscillator. In-application trimming access for
frequency adjustment
̶
Slow clock internal RC oscillator as permanent Low-power mode device clock
̶
PLL range from 24 MHz to 48 MHz for device clock
̶
28 peripheral DMA (PDC) channels
̶
8 x 32-bit General-Purpose Backup Registers (GPBR)
̶
16 external interrupt lines
Power consumption in Active mode
̶
102 µA/MHz running Fibonacci in SRAM
Low power modes (typical value)
̶
Wait mode down to 8 µA
̶
Wake-up time less than 5 µs
̶
Asynchronous partial wake-up (SleepWalking™) on UART and TWI
Peripherals
̶
One USART with SPI mode
̶
Two Inter-IC Sound Controllers (I
2S)
̶
Two-way one-channel Pulse Density Modulation (PDM) (interfaces up to two microphones in PDM
mode)
̶
Two UARTs
̶
Three Two-Wire Interface (TWI) modules featuring two TWI masters and one high-speed TWI slave
̶
One fast SPI at up to 24Mbit/s
̶
Two three-channel 16-bit Timer/Counters (TC) with Capture, Waveform, Compare and PWM modes
̶
One 32-bit Real-Time Timer (RTT)
I/O
̶
Up to 38 I/O lines with external interrupt capability (edge or level sensitivity), debouncing, glitch
filtering and on-die series resistor termination. Individually programmable open-drain, pull-up and pull-
down resistor and synchronous output
̶
Two up to 25-bit PIO Controllers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com