STM32F318C8 datasheet(91/125 Pages) STMICROELECTRONICS

91 / 125 page

DocID026294 Rev 5

91/125

STM32F318C8 STM32F318K8

Electrical characteristics

107

Note:

Refer to RM0366 Reference Manual I2S Section for more details about the sampling

frequency (Fs), fMCK, fCK, DCK values reflect only the digital peripheral behavior, source

clock precision might slightly change the values DCK depends mainly on ODD bit value.

Digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max

(I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max supported for each mode/condition.

tv(WS)

WS valid time

Master mode

th(WS)

WS hold time

Master mode

tsu(WS)

WS setup time

Slave mode

th(WS)

WS hold time

Slave mode

tsu(SD_MR)

Data input setup time

Master receiver

tsu(SD_SR)

Slave receiver

th(SD_MR)

Data input hold time

Master receiver

th(SD_SR)

Slave receiver

2.5

tv(SD_ST)

Data output valid time

Slave transmitter (after enable edge)

tv(SD_MT)

Master transmitter (after enable

edge)

-22

th(SD_ST)

Data output hold time

Slave transmitter (after enable edge)

th(SD_MT)

Master transmitter (after enable

edge)

1. Data based on characterization results, not tested in production.

2. 256xFs maximum is 36 MHz (APB1 Maximum frequency)

Table 58. I2S characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Max

Unit

STM32F318C8 Datasheet(PDF) 91 Page - STMicroelectronics

STM32F318C8 Datasheet(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL