| Electronic Components Datasheet Search |
|
KSZ9031MNX Datasheet(PDF) 9 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ9031MNX Datasheet(HTML) 9 Page - Microchip Technology |
|
9 / 73 page ![]() 2016 Microchip Technology Inc. DS00002096C-page 9 KSZ9031MNX 24 TXD3 I GMII mode: GMII TXD3 (Transmit Data 3) input MII mode: MII TXD3 (Transmit Data 3) input 25 DVDDL P 1.2V digital VDD 26 TXD4 I GMII mode: GMII TXD4 (Transmit Data 4) input MII mode: This pin is not used and can be driven high or low. 27 TXD5 I GMII mode: GMII TXD5 (Transmit Data 5) input MII mode: This pin is not used and can be driven high or low. 28 TXD6 I GMII mode: GMII TXD6 (Transmit Data 6) input MII Mode: This pin is not used and can be driven high or low. 29 TXD7 I GMII mode: GMII TXD7 (Transmit Data 7) input MII mode: This pin is not used and can be driven high or low. 30 DVDDH P 3.3V, 2.5V, or 1.8V digital VDD_IO 31 TX_ER I GMII mode: GMII TX_ER (Transmit Error) input MII mode: MII TX_ER (Transmit Error) input If the GMII/MII MAC does not provide the TX_ER output signal, this pin should be tied low. 32 GTX_CLK I GMII mode: GMII GTX_CLK (Transmit Reference Clock) input 33 TX_EN I GMII mode: GMII TX_EN (Transmit Enable) input MII mode: MII TX_EN (Transmit Enable) input 34 RXD7 O GMII mode: GMII RXD7 (Receive Data 7) output MII mode: This pin is not used and is driven low. 35 RXD6 O GMII mode: GMII RXD6 (Receive Data 6) output MII mode: This pin is not used and is driven low. 36 DVDDL P 1.2V digital VDD 37 RXD5 O GMII mode: GMII RXD5 (Receive Data 5) output MII mode: This pin is not used and is driven low. 38 RXD4 O GMII mode: GMII RXD4 (Receive Data 4) output MII mode: This pin is not used and is driven low. 39 RXD3/ MODE3 I/O GMII mode: GMII RXD3 (Receive Data 3) output MII mode: MII RXD3 (Receive Data 3) output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of MODE3. See the Strapping Options - KSZ9031MNX section for details. 40 DVDDH P 3.3V, 2.5V, or 1.8V digital VDD_IO 41 RXD2/ MODE2 I/O GMII mode: GMII RXD2 (Receive Data 2) output MII mode: MII RXD2 (Receive Data 2) output Config mode: The voltage on this pin is sampled and latched during the power-up/reset process to determine the value of MODE2. See the Strapping Options - KSZ9031MNX section for details. 42 DVDDL P 1.2V digital VDD TABLE 2-1: SIGNALS - KSZ9031MNX (CONTINUED) Pin Number Pin Name Type Note 2-1 Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |