| Electronic Components Datasheet Search |
|
LAN9250 Datasheet(PDF) 103 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9250 Datasheet(HTML) 103 Page - Microchip Technology |
|
103 / 421 page ![]() 2015 Microchip Technology Inc. DS00001913A-page 103 LAN9250 For writes, the address is set to access the lower WORD of the Configuration Register and FIFOSEL is held low. Data on D[15:0] is written on the trailing edge of WR. The cycle repeats for the upper WORD of the Configuration Register, if desired by the host. For reads, the address is set to access the lower WORD of the Configuration Register and FIFOSEL is held low. Read data is driven on D[15:0] during RD active. The cycle repeats for the upper WORD of the Configuration Register, if desired by the host. 8-BIT READ AND WRITE For writes, the address is set to access the lower BYTE of the Configuration Register and FIFOSEL is held low. Data on D[7:0] is written on the trailing edge of WR. D[15:8] pins are not used or driven. The cycle repeats for the remaining BYTEs of the Configuration Register, if desired by the host. FIGURE 9-25: INDEXED ADDRESSING CONFIGURATION REGISTER ACCESS - 16-BIT WRITE/ READ CS RD WR CONFIG,1'b0 Data 15:8 D[15:8] A[4:1] CONFIG,1'b1 Data 31:24 Data 7:0 D[7:0] Data 23:16 FIFOSEL CONFIG,1'b0 Data 15:8 Data 7:0 CONFIG,1'b1 Data 31:24 Data 23:26 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |