Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8944BECS/R Datasheet(PDF) 67 Page - Cirrus Logic

Part # WM8944BECS/R
Description  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8944BECS/R Datasheet(HTML) 67 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 63Page - Cirrus Logic WM8944BECS/R Datasheet HTML 64Page - Cirrus Logic WM8944BECS/R Datasheet HTML 65Page - Cirrus Logic WM8944BECS/R Datasheet HTML 66Page - Cirrus Logic WM8944BECS/R Datasheet HTML 67Page - Cirrus Logic WM8944BECS/R Datasheet HTML 68Page - Cirrus Logic WM8944BECS/R Datasheet HTML 69Page - Cirrus Logic WM8944BECS/R Datasheet HTML 70Page - Cirrus Logic WM8944BECS/R Datasheet HTML 71Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 165 page
background image
WM8944B
Rev 4.3
67
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6 (06h)
Clock Gen
control
3:1
BCLK_DIV [2:0]
011
BCLK Frequency (Master mode)
000 = SYSCLK
001 = SYSCLK / 2
010 = SYSCLK / 4
011 = SYSCLK / 8
100 = SYSCLK / 16
101 = SYSCLK / 32
110 = reserved
111 = reserved
0
MSTR
0
Digital Audio Interface Mode select
0 = Slave mode
1 = Master mode
Table 44 Digital Audio Interface Control
AUDIO DATA FORMATS
Three basic audio data formats are supported:
Left justified
I2S
DSP mode
All of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the
Electrical Characteristic section for timing information.
PCM operation is supported using the DSP mode.
The WM8944B is largely a mono device. In the default configuration, the WM8944B transmits ADC
data on the Left channel only of the Digital Audio Interface, and receives DAC data on the Left
channel. The WM8944B also supports a stereo digital microphone interface, enabling stereo output on
the digital audio interface (ADCDAT pin).
The digital audio interface transmit configuration can be set using the ADCR_SRC and ADCL_SRC
bits; the DAC receive channel can be selected using the DAC_SRC bit. Digital inversion of the ADC
and DAC data is also possible.
The register bits controlling audio data format and channel configuration are described in Table 45.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4 (04h)
Audio
Interface
9
ADCR_SRC
1
Right Digital Audio interface source
0 = ADC / Left DMIC data is output
on right channel
1 = Right DMIC data is output on
right channel
8
ADCL_SRC
0
Left Digital Audio interface source
0 = ADC / Left DMIC data is output
on left channel
1 = Right DMIC data is output on
left channel
6
DAC_SRC
0
DAC Data Source Select
0 = DAC outputs left interface data
1 = DAC outputs right interface data
5
BCLK_INV
0
BCLK Invert
0 = BCLK not inverted
1 = BCLK inverted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com