Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320C51 Datasheet(PDF) 72 Page - Texas Instruments

Part # TMS320C51
Description  DIGITAL SIGNAL PROCESSORS
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320C51 Datasheet(HTML) 72 Page - Texas Instruments

Back Button TMS320C51 Datasheet HTML 68Page - Texas Instruments TMS320C51 Datasheet HTML 69Page - Texas Instruments TMS320C51 Datasheet HTML 70Page - Texas Instruments TMS320C51 Datasheet HTML 71Page - Texas Instruments TMS320C51 Datasheet HTML 72Page - Texas Instruments TMS320C51 Datasheet HTML 73Page - Texas Instruments TMS320C51 Datasheet HTML 74Page - Texas Instruments TMS320C51 Datasheet HTML 75Page - Texas Instruments TMS320C51 Datasheet HTML 76Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 87 page
background image
TMS320C5x, TMS320LC5x
DIGITAL SIGNAL PROCESSORS
SPRS030A – APRIL 1995 – REVISED APRIL 1996
72
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
SERIAL-PORT RECEIVE TIMING IN TDM MODE
timing requirements over recommended ranges of supply voltage and operating ambient-air
temperature [H = 0.5tc(CO)] (see Figure 25)
’320C5x-40
’320C5x-57
’320LC5x-40
’320LC5x-50
’320C5x-80
’320LC5x-80
’320C5x-100
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
tc(SCK)
Cycle time, serial-port clock
5.2H†
‡
5.2H†
‡
5.2H§
‡
ns
tf(SCK)
Fall time, serial-port clock
8¶
8¶
8¶
ns
tr(SCK)
Rise time, serial-port clock
8¶
8¶
8¶
ns
tw(SCK)
Pulse duration, serial-port clock low/high
2.1H†
2.1H†
2.1H†
ns
tsu(TD-TCH)
Setup time, TDAT before TCLK rising edge
30
21
18
ns
th(TCH-TD)
Hold time, TDAT after TCLK rising edge
–3
–2
–2
ns
tsu(TA-TCH)
Setup time, TADD before TCLK rising edge#
20
12
10
ns
th(TCH-TA)
Hold time, TADD after TCLK rising edge#
–3
–2
–2
ns
tsu(TF-TCH)
Setup time, TFRM before TCLK rising edge§
10
10
10
ns
th(TCH-TF)
Hold time, TFRM after TCLK rising edge§
10
10
10
ns
† Values ensured by design and are not tested
‡ The serial-port design is fully static and, therefore, can operate with tc(SCK) approaching ∞. It is characterized approaching an input frequency
of 0 Hz but tested at a much higher frequency to minimize test time.
§ TFRM timing and waveforms shown in Figure 25 are for external TFRM. TFRM also can be configured as internal. The TFRM internal case is
illustrated in the transmit timing diagram in Figure 26.
¶ Values derived from characterization data and not tested
# These parameters apply only to the first bits in the serial bit string.
A7
B2
B8
B7
A3
B12
A2
A0
A1
B0
B1
B13
B14
B15
B0
tw(SCK)
tw(SCK)
tsu(TD-TCH)
th(TCH-TD)
tsu(TA-TCH)
th(TCH-TA)
tr(SCK)
tf(SCK)
tc(SCK)
TFRM
TADD
TDAT
TCLK
th(TCH-TF)
tsu(TF-TCH)
th(TCH-TA)
Figure 25. Serial-Port Receive Timing in TDM Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com