ADF4355BCPZ datasheet(9/36 Pages) AD

9 / 36 page

ADF4355

Data Sheet

Rev. A | Page 8 of 35

Pin No.

Mnemonic

Description

25, 32

CREG1, CREG2

Outputs from the LDO Regulator. CREG1 and CREG2 are the supply voltages to the digital circuits and have a

nominal voltage of 1.8 V. Decoupling capacitors of 100 nF connected to AGND are required for these pins.

PDBRF

RF Power-Down. A logic low on this pin mutes the RF outputs. This mute function is also software controllable.

DVDD

Digital Power Supply. This pin must be at the same voltage as AVDD. Place decoupling capacitors to the ground

plane as close to this pin as possible.

REFINB

Complementary Reference Input. If unused, ac-couple this pin to AGND.

REFINA

Reference Input.

MUXOUT

Multiplexer Output. The multiplexer output allows the digital lock detect, the analog lock detect, scaled RF, or the

scaled reference frequency to be externally accessible.

SDGND

Digital Σ-Δ Modulator Ground. SDGND is the ground return path for the Σ-Δ modulator.

Exposed Pad. The exposed pad must be connected to AGND.

ADF4355BCPZ Datasheet(PDF) 9 Page - Analog Devices