ADF4355BCPZ datasheet(14/36 Pages) AD

14 / 36 page

Data Sheet

ADF4355

Rev. A | Page 13 of 35

7. Calculate FRAC2 by the following equation:

FRAC2 = [(N − INT) × 224 − FRAC1)] × MOD2

(5)

The FRAC2 and MOD2 fraction results in outputs with zero

frequency error for channel spacings when

fPFD/GCD(fPFD/fCHSP) < 16,383

(6)

where:

fPFD is the frequency of the phase frequency detector.

GCD is a greatest common denominator function.

fCHSP is the desired channel spacing frequency.

If zero frequency error is not required, the MOD1 and MOD2

denominators operate together to create a 38-bit resolution

modulus.

INT N Mode

When FRAC1 and FRAC2 = 0, the synthesizer operates in

integer-N mode.

R Counter

The 10-bit R counter allows the input reference frequency

(REFIN) to be divided down to produce the reference clock to

the PFD. Division ratios from 1 to 1023 are allowed.

PHASE FREQUENCY DETECTOR (PFD) AND

CHARGE PUMP

The PFD takes inputs from the R counter and N counter and

produces an output proportional to the phase and frequency

difference between them. Figure 24 is a simplified schematic

of the PFD. The PFD includes a fixed delay element that sets the

width of the antibacklash pulse. This pulse ensures that there is

no dead zone in the PFD transfer function and provides a

consistent reference spur level. Set the phase detector polarity to

positive on this device because of the positive tuning of the VCO.

CLR2

DOWN

HIGH

–IN

+IN

CHARGE

PUMP

DELAY

CLR1

Figure 24. PFD Simplified Schematic

MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4355 allows the user to access

various internal points on the chip. The M3, M2, and M1 bits in

MUXOUT section in block diagram form.

SDGND

DVDD

CONTROL

MUX

MUXOUT

ANALOG LOCK DETECT

DIGITAL LOCK DETECT

R DIVIDER OUTPUT

N DIVIDER OUTPUT

SDGND

RESERVED

THREE-STATE OUTPUT

DVDD

Figure 25. MUXOUT Block Diagram

INPUT SHIFT REGISTERS

The ADF4355 digital section includes a 10-bit R counter, a

16-bit RF integer-N counter, a 24-bit FRAC1 counter, a 14-bit

auxiliary fractional counter, and a 14-bit auxiliary modulus

counter. Data clocks into the 32-bit shift register on each rising

edge of CLK. The data clocks in MSB first. Data transfers from

the shift register to one of 12 latches on the rising edge of LE.

The state of the four control bits (C4, C3, C2, and C1) in the

shift register determines the destination latch. As shown in

Figure 2, the four least significant bits (LSBs) are DB3, DB2,

DB1, and DB0. The truth table for these bits is shown in Table 5.

Figure 28 and Figure 29 summarize the programing of the latches.

Table 5. Truth Table for the C4, C3, C2, and C1 Control Bits

Control Bits

PROGRAM MODES

Table 5 and Figure 28 through Figure 42 show the program

modes that must be set up in the ADF4355.

The following settings in the ADF4355 are double buffered: main

fractional value (FRAC1), auxiliary modulus value (MOD2),

auxiliary fractional value (FRAC2), reference doubler, reference

divide by 2 (RDIV2), R counter value, and charge pump current

setting. Two events must occur before the ADF4355 uses a new

value for any of the double buffered settings. First, the new value

must latch into the device by writing to the appropriate register,

and second, a new write to Register 0 must be performed.

ADF4355BCPZ Datasheet(PDF) 14 Page - Analog Devices

ADF4355BCPZ Datasheet(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL