 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
WM8974 Datasheet(PDF) 37 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8974 Datasheet(HTML) 37 Page - Wolfson Microelectronics plc |
|
|
37 / 63 page  Product Preview WM8974 w PP Rev 1.1 September 2004 37 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R49 0 VROI 0 VREF (AVDD/2 or 1.5xAVDD/2) to analogue output resistance 0: approx 1k Ω 1: approx 30 k Ω Table 26 Disabled Outputs to VREF Resistance A dedicated buffer is available for tieing off unused analogue I/O pins as shown in Figure 16. This buffer can be enabled using the BUFIOEN register bit. If the SPKBOOST or MONOBOOST bits are set then the relevant outputs will be tied to the output of the DC level shift buffer at 1.5xAVDD/2 when disabled. Table 27 summarises the tie-off options for the speaker and mono output pins. Figure 16 Unused Input/Output Pin Tie-off Buffers MONOEN/ SPKN/PEN MONOBOOST/ SPKRBOOST VROI OUTPUT CONFIGURATION 0 0 0 1kΩ tieoff to AVDD/2 0 0 1 30kΩ tieoff to AVDD/2 0 1 0 1kΩ tieoff to 1.5xAVDD/2 0 1 1 30kΩ tieoff to 1.5xAVDD/2 1 0 X Output enabled (DC level=AVDD/2) 1 1 X Output enabled (DC level=1.5xAVDD/2) Table 27 Unused Output Pin Tie-off Options |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
