Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PCM1796DB Datasheet(PDF) 39 Page - Burr-Brown (TI)

[Old version datasheet] Texas Instruments acquired Burr-Brown Corporation. Click here to check the latest version.
Part # PCM1796DB
Description  24BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  BURR-BROWN [Burr-Brown (TI)]
Direct Link  http://www.burr-brown.com
Logo BURR-BROWN - Burr-Brown (TI)

PCM1796DB Datasheet(HTML) 39 Page - Burr-Brown (TI)

Back Button PCM1796DB Datasheet HTML 35Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 36Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 37Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 38Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 39Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 40Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 41Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 42Page - Burr-Brown (TI) PCM1796DB Datasheet HTML 43Page - Burr-Brown (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 57 page
background image
PCM1796
SLES100 − DECEMBER 2003
www.ti.com
39
Audio Format
The PCM1796 in the external digital filter interface mode supports right-justified audio formats including 16-bit, 20-bit,
and 24-bit audio data, as shown in Figure 40. The audio format is selected by the FMT[2:0] bits of control register18.
MSB
LSB
16
BCK
DATA,
DATAL, DATAR
1/4 fS or 1/8 fS
WDCK
Audio Data Word = 16-Bit
Audio Data Word = 20-Bit
Audio Data Word = 24-Bit
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
16
15
MSB
LSB
16
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
20
19
20
17 18 19
MSB
LSB
16
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
24
23
20
17 18 19
24
21 22 23
DATA,
DATAL, DATAR
DATA,
DATAL, DATAR
Figure 40. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application
System Clock (SCK) and Interface Timing
The PCM1796 in an application using an external digital filter requires the synchronization of WDCK and the system
clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, DATA, DATAL,
and DATAR is shown in Figure 41.
DATA
DATAL
DATAR
t(BCH)
BCK
WDCK
t(BCL)
t(LB)
t(BCY)
t(DS)
t(DH)
1.4 V
1.4 V
t(BL)
1.4 V
PARAMETER
MIN
MAX
UNITS
t(BCY) BCK pulse cycle time
20
ns
t(BCL) BCK pulse duration, LOW
7
ns
t(BCH) BCK pulse duration, HIGH
7
ns
t(BL)
BCK rising edge to WDCK falling edge
5
ns
t(LB)
WDCK falling edge to BCK rising edge
5
ns
t(DS)
DATA, DATAL, DATAR setup time
5
ns
t(DH)
DATA, DATAL, DATAR hold time
5
ns
Figure 41. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com