Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PC87317 Datasheet(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87317
Description  PC87317VUL/PC97317VUL SuperI/O Plug and Play Compatible with ACPI Compliant Controller/Extender
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87317 Datasheet(HTML) 7 Page - National Semiconductor (TI)

Back Button PC87317 Datasheet HTML 3Page - National Semiconductor (TI) PC87317 Datasheet HTML 4Page - National Semiconductor (TI) PC87317 Datasheet HTML 5Page - National Semiconductor (TI) PC87317 Datasheet HTML 6Page - National Semiconductor (TI) PC87317 Datasheet HTML 7Page - National Semiconductor (TI) PC87317 Datasheet HTML 8Page - National Semiconductor (TI) PC87317 Datasheet HTML 9Page - National Semiconductor (TI) PC87317 Datasheet HTML 10Page - National Semiconductor (TI) PC87317 Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 272 page
background image
7
Table of Contents
www.national.com
4.4.1
The ONCTL Flip-Flop and Signal ................................................................................ 62
4.4.2
Entering Power States ................................................................................................. 65
4.4.3
System Power-Up and Power-Off Activation Event Description .................................. 67
4.5
APC REGISTERS ...................................................................................................................... 69
4.5.1
APC Control Register 1 (APCR1) ................................................................................ 70
4.5.2
APC Control Register 2 (APCR2) ................................................................................ 70
4.5.3
APC Status Register (APSR) ...................................................................................... 71
4.5.4
Wake up Day of Week Register (WDWR) ................................................................... 71
4.5.5
Wake up Date of Month Register (WDMR) ................................................................. 72
4.5.6
Wake up Month Register (WMR) ................................................................................. 72
4.5.7
Wake up Year Register (WYR) .................................................................................... 72
4.5.8
RAM Lock Register (RLR) ........................................................................................... 72
4.5.9
Wake up Century Register (WCR) .............................................................................. 73
4.5.10
APC Control Register 3 (APCR3) ................................................................................ 73
4.5.11
APC Control Register 4 (APCR4), Bank 2, Index 4Ah ................................................ 74
4.5.12
APC Control Register 5 (APCR5) ................................................................................ 75
4.5.13
APC Control Register 6 (APCR6) ................................................................................ 75
4.5.14
APC Control Register 7 (APCR7) ................................................................................ 76
4.5.15
APC Status Register 1 (APSR1) ................................................................................. 77
4.5.16
Day-of-Month Alarm Address Register (DADDR) ........................................................ 77
4.5.17
Month Alarm Address Register (MADDR) ................................................................... 77
4.5.18
Century Address Register (CADDR) ........................................................................... 77
4.6
ACPI FIXED REGISTERS ......................................................................................................... 78
4.6.1
Power Management 1 Status Low Byte Register (PM1_STS_LOW) .......................... 78
4.6.2
Power Management 1 Status High Byte Register (PM1_STS_HIGH) ........................ 78
4.6.3
Power Management 1 Enable Low Byte Register (PM1_EN_LOW) ........................... 79
4.6.4
Power Management 1 Enable High Byte Register (PM1_EN_HIGH) ......................... 79
4.6.5
Power Management 1 Control Low Byte Register (PM1_CNT_LOW) ........................ 80
4.6.6
Power Management 1 Control High Byte Register (PM1_CNT_HIGH) ....................... 80
4.6.7
Power Management Timer Low Byte Register (PM1_TMR_LOW) ............................. 80
4.6.8
Power Management Timer Middle Byte Register (PM1_TMR_MID) ........................... 81
4.6.9
Power Management Timer High Byte Register (PM1_TMR_HIGH) ............................ 81
4.6.10
Power Management Timer Extended Byte Register (PM1_TMR_EXT) ...................... 81
4.7
GENERAL PURPOSE EVENT REGISTERS ............................................................................ 81
4.7.1
General Purpose 1 Status Register (GP1_STS0) ....................................................... 81
4.7.2
General Purpose 1 Status 1 Register (GP1_STS1), Offset 01h .................................. 82
4.7.3
General Purpose 1 Status 2 Register (GP1_STS2), Offset 02h .................................. 82
4.7.4
General Purpose 1 Status 3 Register (GP1_STS3), Offset 03h .................................. 82
4.7.5
General Purpose 1 Enable 0 Register (GP1_EN0) ..................................................... 82
4.7.6
General Purpose 1 Enable 1 Register (GP1_EN1), Offset 05h ................................... 83
4.7.7
General Purpose 1 Enable 2 Register (GP1_EN2), Offset 06hr ................................. 83
4.7.8
General Purpose 1 Enable 3 Register (GP1_EN3), Offset 07h ................................... 83
4.7.9
General Purpose 2 Enable 0 Register (GP2_EN0) ..................................................... 83
4.7.10
Bit 3 - IRRX2 Enable (IRRX2_E) ................................................................................. 83
4.7.11
SMI Command Register (SMI_CMD), Offset 0Ch ....................................................... 83
4.8
RTC AND APC REGISTER BITMAPS ...................................................................................... 84
4.8.1
RTC Register Bitmaps ................................................................................................. 84



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com