PC87317 datasheet(21/272 Pages) NSC

21 / 272 page

Signal/Pin Connection and Description

www.national.com

IRTX

UART2

Output

Group 19

Infrared Transmit – Infrared serial output data.

KBCLK

102

KBC

I/O

Group 11

Keyboard Clock – This I/O pin transfers the keyboard clock between

the SuperI/O chip and the external keyboard using the PS/2 protocol.

When the KBC (logical device 0) is disabled, this signal can be placed

in TRI-STATE.

This pin is connected internally to the internal TO signal of the KBC.

KBDAT

103

KBC

I/O

Group 11

Keyboard Data – This I/O pin transfers the keyboard data between

the SuperI/O chip and the external keyboard using the PS/2 protocol.

When the KBC (logical device 0) is disabled, this signal can be placed

in TRI-STATE.

This pin is connected internally to KBC’s P10.

LED

APC

OUTPUT

Group 26

LED Control - Drives an externally connected LED, according to the

user selection (on, off or a 1 Hz blink). This open-drain output is

MCLK

104

KBC

I/O

Group 11

Mouse Clock – This I/O pin transfers the mouse clock between the

SuperI/O chip and the external keyboard using the PS/2 protocol.

When the KBC (logical device 0) is disabled, this signal can be placed

in TRI-STATE.

This pin is connected internally to KBC’s T1.

MDAT

105

KBC

I/O

Group 11

Mouse Data – This I/O pin transfers the mouse data between the

SuperI/O chip and the external keyboard using the PS/2 protocol.

When the KBC (logical device 0) is disabled, this signal can be placed

in TRI-STATE.

This pin is connected internally to KBC’s P11.

ISA-Bus

Input

Group 1

Master Reset – An active high MR input signal resets the controller

to the idle state, and resets all disk interface output signals to their

inactive states. MR also clears the DOR, DSR and CCR registers,

and resets the MODE command, CONFIGURE command, and LOCK

command parameters to their default values. MR does not affect the

SPECIFY command parameters. MR sets the conﬁguration registers

to their selected default values.

MSEN1,0

83, 82

FDC

Input

Group 4

Media Sense – These input pins are used for media sensing when bit

6 of the SuperI/O FDC Conﬁguration register (at index F0h) is 1. See

TABLE 1-2 for more information.

Each pin has a 40 K

Ω internal pull-up resistor.

MTR1,0

86, 85

FDC

Output

Group 16

Motor Select 1,0 – These motor enable lines for drives 0 and 1 are

controlled by bits D7-4 of the Digital Output Register (DOR). They are

output signals that are active when they are low. They are encoded with

information to control four FDDs when bit 7 of the SuperI/O FDC

Conﬁguration register is set See TABLE 1-2 for more information. See

DR1,0.

ONCTL

APC

Output

Group 23

On/Off Control for the RTC’s Advanced Power Control (APC) –

This signal indicates to the main power supply to turn on power.

ONCTL is an open-drain output signal that is powered by VCCH.

P17,16

P12

108, 107

106

KBC

I/O

Group 12

I/O Port – KBC quasi-bidirectional port for general purpose input and

output.

P12 may be routed internally (via APC) to POR and/or SCI1.

P12 is multiplexed with CS0.

P16 is multiplexed with GPIO25.

P21,20

110, 109

KBC

I/O

Group 12

I/O Port – KBC open-drain signals for general purpose input and

output. These signals are controlled by KBC ﬁrmware.

Signal/Pin

Name

Number

Module

I/O and

Group #

Function

PC87317 Datasheet(PDF) 21 Page - National Semiconductor (TI)

PC87317 Datasheet(HTML) 21 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL