Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ST72325AR7-Auto Datasheet(PDF) 119 Page - STMicroelectronics

Part # ST72325AR7-Auto
Description  SCI asynchronous serial interface
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72325AR7-Auto Datasheet(HTML) 119 Page - STMicroelectronics

Back Button ST72325AR7-Auto Datasheet HTML 115Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 116Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 117Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 118Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 119Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 120Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 121Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 122Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 123Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 243 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST72325xxx-Auto
16-bit timer
Doc ID 13770 Rev 3
119/243
13.7.3
Control/status register (CSR)
5OPM
One Pulse Mode
0: One Pulse Mode is not active.
1: One Pulse Mode is active, the ICAP1 pin can be used to trigger one pulse on the
OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the
generated pulse depends on the contents of the OC1R register.
4PWM
Pulse Width Modulation
0: PWM mode is not active.
1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the
length of the pulse depends on the value of OC1R register; the period depends on
the value of OC2R register.
3:2
CC[1:0]
Clock Control
The timer clock mode depends on these bits (see Table 62).
1IEDG2
Input Edge 2
This bit determines which type of level transition on the ICAP2 pin will trigger the
capture.
0: A falling edge triggers the capture.
1: A rising edge triggers the capture.
0
EXEDG
External Clock Edge
This bit determines which type of level transition on the external clock pin EXTCLK
will trigger the counter register.
0: A falling edge triggers the counter register.
1: A rising edge triggers the counter register.
Table 62.
Timer clock selection
Timer clock
CC1
CC0
fCPU / 4
0
0
fCPU / 2
0
1
fCPU / 8
1
0
External clock (where available)(1)
1.
If the external clock pin is not available, programming the external clock configuration stops the counter.
11
Table 61.
CR2 register description (continued)
Bit
Name
Function
CSR
Reset value: xxxx x0xx (xxh)
76
543
21
0
ICF1
OCF1
TOF
ICF2
OCF2
TIMD
Reserved
RO
RO
RO
RO
RO
RW
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com