Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM8S007C8 Datasheet(PDF) 72 Page - STMicroelectronics

Part # STM8S007C8
Description  Extended instruction set
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S007C8 Datasheet(HTML) 72 Page - STMicroelectronics

Back Button STM8S007C8 Datasheet HTML 68Page - STMicroelectronics STM8S007C8 Datasheet HTML 69Page - STMicroelectronics STM8S007C8 Datasheet HTML 70Page - STMicroelectronics STM8S007C8 Datasheet HTML 71Page - STMicroelectronics STM8S007C8 Datasheet HTML 72Page - STMicroelectronics STM8S007C8 Datasheet HTML 73Page - STMicroelectronics STM8S007C8 Datasheet HTML 74Page - STMicroelectronics STM8S007C8 Datasheet HTML 75Page - STMicroelectronics STM8S007C8 Datasheet HTML 76Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 92 page
background image
Electrical characteristics
STM8S007C8
72/92
DocID022171 Rev 5
Figure 32. Recommended reset pin protection
9.3.8
SPI serial peripheral interface
Unless otherwise specified, the parameters given in Table 40 are derived from tests
performed under ambient temperature, fMASTER frequency and VDD supply voltage
conditions. tMASTER = 1/fMASTER.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (NSS, SCK, MOSI, MISO).
0.1µF
External
reset
circuit
STM8
Filter
RPU
VDD
Internal reset
NRST
(optional)
Table 40. SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
0
10
MHz
Slave mode
0
6
tr(SCK)
tf(SCK)
SPI clock rise and fall time
Capacitive load: C = 30 pF
-
25
ns
tsu(NSS)
(1)
NSS setup time
Slave mode
4 x tMASTER
-
th(NSS)
(1)
NSS hold time
Slave mode
70
-
tw(SCKH)
(1)
tw(SCKL)
(1)
SCK high and low time
Master mode
tSCK/2 - 15
tSCK/2 + 15
tsu(MI)
(1)
tsu(SI)
(1)
Data input setup time
Master mode
5
-
Slave mode
5
-
th(MI)
(1)
th(SI)
(1)
Data input hold time
Master mode
7
-
Slave mode
10
-
ta(SO)
(1)(2)
Data output access time
Slave mode
-
3 x tMASTER
tdis(SO)
(1)(3)
Data output disable time
Slave mode
25
-
tv(SO)
(1)
Data output valid time
Slave mode (after enable edge)
-
75
tv(MO)
(1)
Data output valid time
Master mode (after enable edge)
-
30
th(SO)
(1)
Data output hold time
Slave mode (after enable edge)
31
-
th(MO)
(1)
Master mode (after enable edge)
12
-
1.
Values based on design simulation and/or characterization results, and not tested in production.
2.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com