Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32L100RB Datasheet(PDF) 66 Page - STMicroelectronics

Part # STM32L100RB
Description  Ultra-low-power platform
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L100RB Datasheet(HTML) 66 Page - STMicroelectronics

Back Button STM32L100RB Datasheet HTML 62Page - STMicroelectronics STM32L100RB Datasheet HTML 63Page - STMicroelectronics STM32L100RB Datasheet HTML 64Page - STMicroelectronics STM32L100RB Datasheet HTML 65Page - STMicroelectronics STM32L100RB Datasheet HTML 66Page - STMicroelectronics STM32L100RB Datasheet HTML 67Page - STMicroelectronics STM32L100RB Datasheet HTML 68Page - STMicroelectronics STM32L100RB Datasheet HTML 69Page - STMicroelectronics STM32L100RB Datasheet HTML 70Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 103 page
background image
Electrical characteristics
STM32L100C6 STM32L100R8/RB
66/103
DocID024295 Rev 5
6.3.8
PLL characteristics
The parameters given in Table 32 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 12.
tSTAB(MSI)(2) MSI oscillator stabilization time
MSI range 0
-
40
µs
MSI range 1
-
20
MSI range 2
-
10
MSI range 3
-
4
MSI range 4
-
2.5
MSI range 5
-
2
MSI range 6,
Voltage range 1
and 2
-2
MSI range 3,
Voltage Range 3
-3
fOVER(MSI)
MSI oscillator frequency overshoot
Any range to
range 5
-4
MHz
Any range to
range 6
-6
1. This is a deviation for an individual part, once the initial frequency has been measured.
2. Guaranteed by characterization results.
Table 31. MSI oscillator characteristics (continued)
Symbol
Parameter
Condition
Typ
Max Unit
Table 32. PLL characteristics
Symbol
Parameter
Value
Unit
Min
Typ
Max(1)
1. Guaranteed by characterization results.
fPLL_IN
PLL input clock(2)
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
2-
24
MHz
PLL input clock duty cycle
45
-
55
%
fPLL_OUT
PLL output clock
2
-
32
MHz
tLOCK
PLL lock time
PLL input = 16 MHz
PLL VCO = 96 MHz
-
115
160
µs
Jitter
Cycle-to-cycle jitter
-
-
± 600
ps
IDDA(PLL)
Current consumption on VDDA
-
220
450
µA
IDD(PLL)
Current consumption on VDD
-
120
150



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com