CAT25010LE datasheet(9/11 Pages) CATALYST

9 / 11 page

CAT25010/20/40

Doc. No. 1006, Rev. L

Figure 9.

HOLD

HOLD Timing

DESIGN CONSIDERATIONS

The CAT250140/20/40 powers up in a write disable

state and in a low power standby mode. A WREN

instruction must be issued to perform any writes to the

device after power up. Also,on power up

CS should be

brought low to enter a ready state and receive an

instruction. After a successful byte/page write or status

disable mode.

CS must be set high after the proper

number of clock cycles to start an internal write cycle.

Access to the array during an internal write cycle is

ignored and programming is continued. On power up,

Figure 8. Page Write Instruction Timing

Note: Dashed Line= mode (1, 1) – ––––

*X=0 for 25010, 25020 ; X=A8 for 25040

Note: Dashed Line= mode (1, 1) – ––––

SCK

HOLD

tCD

tHD

tCD

tLZ

tHZ

HIGH IMPEDANCE

SO is in a high impedance. If an invalid op code is

received, no data will be shifted into the CAT250140/

20/40, and the serial output pin (SO) will remain in a

high impedance state until the falling edge of

CS is

detected again.

When powering down, the supply should be taken down

to 0V, so that the CAT250140/20/40 will be reset when

power is ramped back up. If this is not possible, then,

following a brown-out episode, the CAT250140/20/40

can be reset by refreshing the contents of the Status

BYTE ADDRESS

Data

Byte 1

012345678

15 16-23

24-31

Data

Byte 2

Data

Byte 3

Data Byte N

OPCODE

7..1

16+(N-1)x8-1..16+(N-1)x8 16+Nx8-1

DATA IN

HIGH IMPEDANCE

CAT25010LE Datasheet(PDF) 9 Page - Catalyst Semiconductor

CAT25010LE Datasheet(HTML) 9 Page - Catalyst Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Datasheet Download

Link URL