Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HT1628 Datasheet(PDF) 5 Page - Holtek Semiconductor Inc

Part # HT1628
Description  RAM Mapping 116횞2 LCD Driver
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT1628 Datasheet(HTML) 5 Page - Holtek Semiconductor Inc

  HT1628 Datasheet HTML 1Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 2Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 3Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 4Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 5Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 6Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 7Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 8Page - Holtek Semiconductor Inc HT1628 Datasheet HTML 9Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
Rev. 1.00
5
December 20, 2016
HT1628
Symbol
Parameter
Test Conditions
Min.
Typ.
Max. Unit
VDD
Conditions
IOH3
LCD Common Source Current
3V
VOH=2.7V
-100
-200
—
μA
5V
VOH=4.5V
-190
-380
—
μA
IOL3
LCD Segment Sink Current
3V
VOL=0.3V
35
70
—
μA
5V
VOL=0.5V
65
130
—
μA
IOH3
LCD Segment Source Current
3V
VOH=2.7V
-35
-70
—
μA
5V
VOH=4.5V
-65
-130
—
μA
RPH
Pull-high Resistor
3V
DATA, CSB, WRB, RDB, TEST
40
100
170
kΩ
5V
20
50
90
kΩ
A.C. Characteristics
Ta = -40°C to +85°C
Symbol
Parameter
Test Conditions
Min. Typ. Max. Unit
VDD
Conditions
fLCD
LCD Frame Frequency
3V
On-chip RC oscillator
58
90
148
Hz
5V
fCLK1
Serial Data Clock (WRB pin)
3V
Duty cycle 50%
—
—
1
MHz
5V
—
—
2
MHz
fCLK2
Serial Data Clock (RDB pin)
3V
Duty cycle 50%
—
—
0.5
MHz
5V
—
—
1
MHz
tCS
Serial Interface Reset Pulse Width
(Figure 3)
— CSB
250
300
—
ns
tCLK
WR, RD Input Pulse Width (Figure 1)
3V
Write mode
0.4
—
—
μs
Read mode
0.8
—
—
5V
Write mode
0.2
—
—
μs
Read mode
0.4
—
—
tr, tf
Rise/Fall Time Serial Data Clock Width
(Figure 1)
— CO=15pF
—
50
100
ns
tsu
Setup Time for DATA to WRB Clock
Width (Figure 2)
—
—
50
100
—
ns
th
Hold Time for DATA to WRB Clock Width
(Figure 2)
—
—
100
200
—
ns
tsu1
Setup Time for CSB to WRB, RDB Clock
Width (Figure 3)
—
—
200
300
—
ns
th1
Hold Time for CSB to WRB, RDB Clock
Width (Figure 3)
—
—
100
200
—
ns
tPD
DATA Output Delay Time (RDB-DATA)
(Figure 4)
— CO=15pF
tPD=50 to 50%
—
100
200
ns
tPD=50 to 50%
VPOR
VDD Start voltage to ensure Power on reset —
—
—
—
100
mV
RRVDD
VDD Rise Rate to ensure Power on reset
—
—
0.05
—
—
V/ms
tPOR
Minimum Time for VDD to remain at VPOR to
ensure Power on reset
—
—
10
—
—
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com