THS3096PWPR datasheet(20/34 Pages) TI

20 / 34 page

www.ti.com

−VS

49.9

Ω

5.11

Ω

µF

178

Ω

27 pF

715

Ω

100

Ω LOAD

FIN

−VS

604

Ω

604

Ω

133

Ω

5.11

Ω

5.11

Ω

SAVING POWER WITH POWER-DOWN

−VS

715

Ω

5.11

Ω

178

Ω

−VS

715

Ω

5.11

Ω

178

Ω

24.9

Ω

24.9

Ω

1 nF

THS3092

THS3096

SLOS428A – DECEMBER 2003 – REVISED FEBRUARY 2004

Figure 62.

Figure 63 is shown using two amplifiers in parallel to

Figure 64. PowerFET Drive Circuit

double the output drive current to larger capacitive

loads. This technique is used when more output

current is needed to charge and discharge the load

faster like when driving large FET transistors.

FUNCTIONALITY AND SETTING

THRESHOLD LEVELS WITH THE

REFERENCE PIN

The THS3096 features a power-down pin (PD) which

lowers the quiescent current from 9.5 mA down to

500 µA, ideal for reducing system power.

The power-down pin of the amplifier defaults to the

negative supply voltage in the absence of an applied

voltage, putting the amplifier in the power-on mode of

operation. To turn off the amplifier in an effort to

conserve power, the power-down pin can be driven

towards the positive rail. The threshold voltages for

power-on and power-down are relative to the supply

rails and are given in the specification tables. Below

the Enable Threshold Voltage, the device is on.

Figure 63.

Above the Disable Threshold Voltage, the device is

off. Behavior in between these threshold voltages is

Figure 64 shows a push-pull FET driver circuit typical

not specified.

of ultrasound applications with isolation resistors to

Note that this power-down functionality is just that;

isolate the gate capacitance from the amplifier.

the amplifier consumes less power in power-down

mode. The power-down mode is not intended to

provide a high-impedance output. In other words, the

power-down functionality is not intended to allow use

as a 3-state bus driver. When in power-down mode,

the impedance looking back into the output of the

amplifier is dominated by the feedback and gain

setting resistors, but the output impedance of the

device itself varies depending on the voltage applied

to the outputs.

Figure 65 shows the total system output impedance

which includes the amplifier output impedance in

parallel with the feedback plus gain resistors, which

cumulate to 2420

Ω. Figure 52 shows this circuit

configuration for reference.

THS3096PWPR Datasheet(PDF) 20 Page - Texas Instruments

THS3096PWPR Datasheet(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL