Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LED171596ARSLR Datasheet(PDF) 8 Page - Texas Instruments

Part # LED171596ARSLR
Description  96-LED Matrix Driver for RGB and White LEDs
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LED171596ARSLR Datasheet(HTML) 8 Page - Texas Instruments

Back Button LED171596ARSLR Datasheet HTML 4Page - Texas Instruments LED171596ARSLR Datasheet HTML 5Page - Texas Instruments LED171596ARSLR Datasheet HTML 6Page - Texas Instruments LED171596ARSLR Datasheet HTML 7Page - Texas Instruments LED171596ARSLR Datasheet HTML 8Page - Texas Instruments LED171596ARSLR Datasheet HTML 9Page - Texas Instruments LED171596ARSLR Datasheet HTML 10Page - Texas Instruments LED171596ARSLR Datasheet HTML 11Page - Texas Instruments LED171596ARSLR Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 153 page
background image
8
LED171596A
SNVSAY2 – OCTOBER 2017
www.ti.com
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Electrical Characteristics (continued)
Limits apply over the full ambient temperature range –40°C < TA < +85°C. Unless otherwise specified: VDD = 3.3 V, VDDIO =
3.3 VLED = 5 V, ILED_PK = 60 mA, CVLED = 10 µF, CVDD = 1 µF.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VSDOOH
Output high level
IOUT = –2 mA
0.7 ×
VDDIO
0.9 ×
VDDIO
V
ISDOLEAK
Output leakage current
VPIN ≤ VDDIO
1
µA
LOGIC OUTPUT SDA
VSDAOL
Output low level
IOUT = 3 mA
0.3
0.5
V
ISDALEAKAGE
Output leakage current
VSDA = VDDIO = 3.5 V
1
µA
6.6 Timing Requirements for EN, IFSEL_LATCH
MIN
TYP
MAX
UNIT
tEN
Time from EN rising edge until SPI or I2C first access
5
ms
tDISABLE
EN low time for reset detection
0.125
ms
tIFSEL_HOLD
IFSEL_LATCH hold time following EN rising edge
1
ms
tLATCH
Minimum LATCH pulse width
500
ns
6.7 Timing Requirements for SPI Interface
MIN
TYP
MAX
UNIT
t1
Cycle time
100
ns
t2
Enable lead time
50
ns
t3
Enable lag time
50
ns
t4
Clock low time
45
ns
t5
Clock high time
45
ns
t6
Data setup time
20
ns
t7
Data hold time
20
ns
t8
Disable time
30
ns
t9
Data valid
35
ns
t10
SS inactive time
50
ns
Cb
Bus capacitance
5
40
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com