Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MFC2000 Datasheet(PDF) 89 Page - List of Unclassifed Manufacturers

Part # MFC2000
Description  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 89 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 85Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 86Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 87Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 88Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 89Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 90Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 91Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 92Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 93Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 426 page
background image
Hardware Description
MFC 2000 Multifunctional Peripheral Controller 2000
100723A
Conexant
4-59
4.5.1.5
Power Down Mode
When the ASIC is powered down, the DRAMs cannot be accessed. Only DRAM refresh will continue on battery
power (VDRAM). Refresh timing is generated from a one shot and an internal gate delay circuit during battery
powered operation. To ensure a smooth transition from VDD refresh to battery powered refresh, a control signal
from the power reset block allows the DRAM controller to switch from VDD refresh to battery refresh when power
is down. When the prime power is reapplied, the refresh logic switches back to VDD refresh. The refresh speed
selected using the BackupConfig register remains in force during the battery backed up mode. The DRAM
Backup time duration is defined by the two DRAM Backup time bits in the BackupConfig register. No backup, 1-2
days, 2-3 days, and infinite are the backup options.
Note:
The AMFPC ASIC uses a 3V process; therefore, if the DRAM memory structure is to be
backed up, for the lowest power consumption 3 DRAMs should be used. Also, any external
circuitry must also be battery powered. The output pads of the AMFPC are only 5V tolerant
during high Z. The simplified block diagram for the DRAM controller is illustrated in Figure 4-16.
SIU
DRAM CONTROLLER
BATTERY BACKED UP LOGIC
DRAM STATE
MACHINE
MUX
REFRESH
SPEED
RASn[1:0]
CASOn[1:0]
DWRn
DRAM CONTROL
REGISTER
ONESHOT
SIUCLK
DRAMREQ
DRAMRDY
DRAM CNTL.
DRAM ADDR
EXTERNAL ADDRESS
DATABUS
OSCCLK,
CO_1DAY
SIU CNTL
SWITCH
BATTERY
BACKUP
REGISTER
CASEn[1:0]
DOEOn
DOEEn
DRAM STATE
MACHINE
BANK 0
BANK 1
RTC Battery
DRAM Battery
Figure 4-16. Simplified DRAM Controller Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com