6

PS8468

05/03/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6C180B

Precision 1-18 Clock Buffer

PCB Layout Suggestion

Note:

This is only a suggested layout. There may be alternate solutions

depending on actual PCB design and layout.

As a general rule, C1-C11 should be placed as close as possible

Recommended capacitor values:

C1-C11 .............. 0.1µF,ceramic

C12 ................. 22µF

C1

C2

C3

C4

C5

C6

Ferrite Bead

C11

C10

C8

C7

C9

VCC

C12

22uF

Via to GND Plane

Via to VDD Plane

Void in Power Plane

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

VDD

VSS

VDD

VSS

VDD

VSS

VDD

VSS

VDD

VSS

VDD

VDD

VSS

VDD

VSS

VDD

VSS

VDD

VSS

VDD

VSS

VSS