2

PS8468

05/03/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6C180B

Precision 1-18 Clock Buffer

n

i

Pl

o

b

m

y

Se

p

y

Ty

t

Qn

o

it

p

i

r

c

s

e

D

9

,

8

,

5

,

4]

3

-

0

[

M

A

R

D

SO

4

t

u

p

t

u

o

k

c

o

l

c

0

e

t

y

B

M

A

R

D

S

8

1

,

7

1

,

4

1

,

3

1]

7

-

4

[

M

A

R

D

SO

4

t

u

p

t

u

o

k

c

o

l

c

1

e

t

y

B

M

A

R

D

S

6

3

,

5

3

,

2

3

,

1

3]

1

1

-

8

[

M

A

R

D

SO

4

t

u

p

t

u

o

k

c

o

l

c

2

e

t

y

B

M

A

R

D

S

5

4

,

4

4

,

1

4

,

0

4]

5

1

-

2

1

[

M

A

R

D

SO

4

t

u

p

t

u

o

k

c

o

l

c

3

e

t

y

B

M

A

R

D

S

8

2

,

1

2]

7

1

-

6

1

[

M

A

R

D

SO

4

k

c

a

b

d

e

e

f

r

o

f

el

b

a

s

u

st

u

p

t

u

o

k

c

o

l

c

M

A

R

D

S

1

1N

I

_

F

U

BI

1

r

e

ff

u

b

8

1

-

1

r

o

f

t

u

p

n

I

8

3E

OI

1

k

0

0

1

>

a

s

a

H

.

W

O

L

d

l

e

h

n

e

h

w

st

u

p

t

u

o

ll

a

Z

-i

H

Ω

l

a

n

r

e

t

n

i

r

o

t

si

s

e

r

p

u

-l

l

u

p

4

2A

T

A

D

SO

/I1

I

r

o

f

n

i

p

a

t

a

D

2

k

0

0

1

>

a

s

a

H

.y

rt

i

u

c

ri

c

C

Ω

r

o

t

si

s

e

r

p

u

-l

l

u

p

l

a

n

r

e

t

n

i

5

2K

C

O

L

C

SO

/I1

I

n

i

p

k

c

o

l

C

2

k

0

0

1

>

a

s

a

H

.y

rt

i

u

c

ri

c

C

Ω

r

o

t

si

s

e

r

p

u

-l

l

u

p

l

a

n

r

e

t

n

i

,

0

2

,

6

1

,

2

1

,

7

,

3

6

4

,

2

4

,

7

3

,

3

3

,

9

2

V

9

-

0

[

D

D

]r

e

w

o

P0

1s

r

e

ff

u

b

M

A

R

D

S

r

o

f

y

l

p

p

u

s

r

e

w

o

p

V

3

.

3

,

2

2

,

9

1

,

5

1

,

0

1

,

6

3

4

,

9

3

,

4

3

,

0

3

,

7

2

V

9

-

0

[

S

S

]d

n

u

o

r

G0

1s

r

e

ff

u

b

M

A

R

D

S

r

o

f

d

n

u

o

r

G

3

2V

C

II

D

D

r

e

w

o

P1

I

r

o

f

y

l

p

p

u

s

r

e

w

o

p

V

3

.

3

2

y

rt

i

u

c

ri

c

C

6

2V

C

II

S

S

d

n

u

o

r

G1

I

r

o

f

d

n

u

o

r

G

2

y

rt

i

u

c

ri

c

C

8

4

,

7

4

,

2

,

1C

Nd

e

v

r

e

s

e

R4

st

c

e

n

n

o

c

o

N

.

n

o

it

a

ci

fi

d

o

m

e

r

u

t

u

f

r

o

f

d

e

v

r

e

s

e

R

Product Pin Description

OE Functionality

Notes:

1. Used for test purposes only

2. Buffers are non-inverting

PI6C180BSerialConfigurationMap

Byte0:SDRAMActive/InactiveRegister

(1 = enable, 0 = disable)

Note:

Inactive means outputs are

held LOW and are disabled

from switching.

E

O]

7

1

-

0

[

M

A

R

D

Se

t

o

N

0Z

-i

H1

1N

I

_

F

U

B2

6

A5

A4

A3

A2

A1

A0

AW

/

R

11

0

1

0

0

1

0

ti

B#

n

i

Pn

o

it

p

i

r

c

s

e

D

7

ti

B8

1

7

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(

6

ti

B7

1

6

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(

5

ti

B4

1

5

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(

4

ti

B3

1

4

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(

3

ti

B9

3

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(

2

ti

B8

2

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(

1

ti

B5

1

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(

0

ti

B4

0

M

A

R

D

S

)

e

v

it

c

a

n

I/

e

v

it

c

A

(