MP8845C – 5A HIGH EFFICIENT SYNC. STEP DOWN SWITCHER WITH I2C

MP8845C Rev. 1.02

www.MonolithicPower.com

5

4/25/2014

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2014 MPS. All Rights Reserved.

I/O LEVEL CHARACTERISTICS

(continued)

Parameter

Symbol

Condition

HS-Mode

LS-Mode

Units

Min

Max

Min

Max

Fall time of SDAH signal

Capacitive load from

10pF to 100pF

10

80

-

-

ns

Capacitive load of

400pF

20

160

20

250

ns

Pulse width of spikes that

must be suppressed by

the input filter

0

10

0

50

ns

Input current each I/O pin

Input voltage between

0.1Vcc and 0.9Vcc

-

10

-10

+10

uA

Capacitance for each I/O

pin

-

10

-

10

pF

I2C PORT SIGNAL CHARACTERISTICS

Parameter

Symbol

Condition

Cb=100pF

Cb=400pF

Units

Min

Max

Min

Max

SCLH and SCL clock

frequency

0

3.4

0

0.4

MHz

Set-up time for a

repeated START

condition

160

-

600

-

ns

Hold time (repeated)

START condition

160

-

600

-

ns

Low period of the SCL

clock

160

-

1300

-

ns

High period of the SCL

clock

60

-

600

-

ns

Data set-up time

10

-

100

-

ns

Data hold time

0

70

0

-

ns

Rise time of SCLH signal

10

40

20*0.1Cb

300

ns

Rise time of SCLH signal

after a repeated START

condition and after an

acknowledge bit

10

80

20*0.1Cb

300

ns

Fall time of SCLH signal

10

40

20*0.1Cb

300

ns

Rise time of SDAH signal

10

80

20*0.1Cb

300

ns