HT46C47 datasheet(10/39 Pages) HOLTEK

10 / 39 page

HT46R47/HT46C47

Rev. 1.30

May 3, 2004

If the Crystal oscillator is used, a crystal across OSC1

and OSC2 is needed to provide the feedback and phase

shift required for the oscillator, and no other external

components are required. Instead of a crystal, a resona-

tor can also be connected between OSC1 and OSC2 to

get a frequency reference, but two external capacitors in

OSC1 and OSC2 are required (If the oscillating fre-

quency is less than 1MHz).

The WDT oscillator is a free running on-chip RC oscillator,

and no external components are required. Even if the sys-

tem enters the power down mode, the system clock is

stopped, but the WDT oscillator still works with a period of

approximately 65

ms@5V. The WDT oscillator can be dis-

abled by options to conserve power.

Watchdog Timer

- WDT

The clock source of WDT is implemented by a dedicated

RC oscillator (WDT oscillator) or instruction clock (sys-

tem clock divided by 4), decided by options. This timer is

designed to prevent a software malfunction or sequence

from jumping to an unknown location with unpredictable

results. The Watchdog Timer can be disabled by an op-

tion. If the Watchdog Timer is disabled, all the execu-

tions related to the WDT result in no operation.

Once the internal oscillator (RC oscillator with a period

of 65

ms@5V normally) is selected, it is divided by

32768~65536 to get the time-out period of approxi-

mately 2.1s~4.3s. This time-out period may vary with

temperatures, VDD and process variations. If the WDT

oscillator is disabled, the WDT clock may still come from

the instruction clock and operate in the same manner

except that in the HALT state the WDT may stop count-

ing and lose its protecting purpose. In this situation the

logic can only be restarted by external logic.

If the device operates in a noisy environment, using the

on-chip RC oscillator (WDT OSC) is strongly recom-

mended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize

²chip reset² and set the status bit ²TO². But in the HALT

mode, the overflow will initialize a

²warm reset², and

only the PC and SP are reset to zero. To clear the con-

tents of WDT, three methods are adopted; external reset

(a low level to RES), software instruction and a HALT in-

struction. The software instruction include

²CLR WDT²

and the other set

-²CLR WDT1² and ²CLR WDT2².Of

these two types of instruction, only one can be active de-

pending on the options

-²CLR WDT times selection op-

tion

².Ifthe ²CLR WDT² is selected (i.e. CLR WDT times

equal one), any execution of the

²CLR WDT² instruction

will clear the WDT. In the case that

²CLR WDT1² and

²CLR WDT2² are chosen (i.e. CLR WDT times equal

two), these two instructions must be executed to clear

the WDT; otherwise, the WDT may reset the chip as a

result of time-out.

Power Down Operation

- HALT

The HALT mode is initialized by the

²HALT² instruction

and results in the following...

· The system oscillator will be turned off but the WDT

oscillator keeps running (if the WDT oscillator is se-

lected).

· The contents of the on chip RAM and registers remain

unchanged.

· WDT will be cleared and recounted again (if the WDT

clock is from the WDT oscillator).

· All of the I/O ports maintain their original status.

· The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an

external reset, an interrupt, an external falling edge sig-

nal on port A or a WDT overflow. An external reset

causes a device initialization and the WDT overflow per-

forms a

²warm reset². After the TO and PDF flags are

examined, the reason for chip reset can be determined.

The PDF flag is cleared by system power-up or execut-

ing the

²CLR WDT² instruction and is set when execut-

ing the

²HALT² instruction. The TO flag is set if the WDT

time-out occurs, and causes a wake-up that only resets

the PC and SP; the others keep their original status.

The port A wake-up and interrupt methods can be con-

sidered as a continuation of normal execution. Each bit

in port A can be independently selected to wake up the

device by the options. Awakening from an I/O port stim-

ulus, the program will resume execution of the next in-

struction. If it is awakening from an interrupt, two

sequences may happen. If the related interrupt is dis-

abled or the interrupt is enabled but the stack is full, the

program will resume execution at the next instruction. If

the interrupt is enabled and the stack is not full, the regu-

lar interrupt response takes place. If an interrupt request

flag is set to

²1² before entering the HALT mode, the

wake-up function of the related interrupt will be disabled.

Once a wake-up event occurs, it takes 1024 tSYS (sys-

S y s t e m C l o c k / 4

8 - b i t C o u n t e r

7 - b i t C o u n t e r

C L R W D T

O p t i o n

S e l e c t

W D T

O S C

W D T T i m e - o u t

f S / 2 ~ f S / 2

1 5

1 6

f S

Watchdog Timer

HT46C47 Datasheet(PDF) 10 Page - Holtek Semiconductor Inc

HT46C47 Datasheet(HTML) 10 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Datasheet Download

Link URL