15/20

M34F04

Table 8. DC Characteristics

Table 9. AC Characteristics

Note: 1. For a reSTART condition, or following a Write cycle.

2. Sampled only, not 100% tested.

3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

Symbol

Parameter

Test Condition

(in addition to those in Table 5)

Min.

Max.

Unit

Input Leakage Current

(SCL, SDA)

± 2

µA

Output Leakage Current

± 2

µA

Supply Current

1mA

Stand-by Supply Current

0.5

µA

Input Low Voltage

(E2, E1, SCL, SDA)

–0.3

V

Input High Voltage

(E2, E1, SCL, SDA, WC)

V

Output Low Voltage

0.4

V

Test conditions specified in Table 6 and Table 5

Symbol

Alt.

Parameter

Min.

Max.

Unit

Clock Frequency

400

kHz

Clock Pulse Width High

600

ns

Clock Pulse Width Low

1300

ns

SDA Fall Time

20

300

ns

Data In Set Up Time

100

ns

Data In Hold Time

0

ns

Data Out Hold Time

200

ns

Clock Low to Next Data Valid (Access Time)

200

900

ns

Start Condition Set Up Time

600

ns

Start Condition Hold Time

600

ns

Stop Condition Set Up Time

600

ns

Time between Stop Condition and Next Start Condition

1300

ns

Write Time

5

ms